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Abstract 
 
Non-conventional metal-oxide-semiconductor (MOS) devices have attracted researchers‟ 
attention for future ultra-large-scale-integration (ULSI) applications since the channel 
length of conventional MOS devices approached the physical limit. Among the non-
conventional CMOS devices which are currently being pursued for the future ULSI, the 
fully-depleted (FD) SOI MOSFET is a serious contender as the SOI MOSFETs possess 
some unique features such as enhanced short-channel effects immunity, low substrate 
leakage current, and compatibility with the planar CMOS technology. However, due to the 
ultra-thin source and drain regions, FD SOI MOSFETs possess large series resistance which 
leads to the poor current drive capability of the device despite having excellent short -
channel characteristics. To overcome this large series resistance problem, the source/drain 
area may be increased by extending S/D either upward or downward. Hence, elevated-
source/drain (E-S/D) and recessed-source/drain (Re-S/D) are the two structures which can 
be used to minimize the series resistance problem. Due to the undesirable issues such as 
parasitic capacitance, current crowding effects, etc. with E-S/D structure, the Re-S/D 
structure is a better choice. The FD Re-S/D SOI MOSFET may be an attractive option for 
sub-45nm regime because of its low parasitic capacitances, reduced series resistance, high 
drive current, very high switching speed and compatibility with the planar CMOS 
technology. The present dissertation is to deal with the theoretical modeling and computer -
based simulation of the FD SOI MOSFETs in general, and recessed source/drain (Re-S/D) 
ultra-thin-body (UTB) SOI MOSFETs in particular. The current drive capability of Re-S/D 
UTB SOI MOSFETs can be further improved by adopting the dual-metal-gate (DMG) 
structure in place of the conventional single-metal-gate-structure. However, it will be 
interesting to see how the presence of two metals as gate contact changes the subthreshold 
characteristics of the device. Hence, the effects of adopting DMG structure on the threshold 
voltage, subthreshold swing and leakage current of Re-S/D UTB SOI MOSFETs have been 
studied in this dissertation. Further, high-k dielectric materials are used in ultra-scaled MOS 
devices in order to cut down the quantum mechanical tunneling of carriers. However, a 
physically thick gate dielectric causes fringing field induced performance degradation. 
Therefore, the impact of high-k dielectric materials on subthreshold characteristics of Re-
 viii 
 
 
S/D SOI MOSFETs needs to be investigated. In this dissertation, various subthreshold 
characteristics of the device with high-k gate dielectric and metal gate electrode have been 
investigated in detail. Moreover, considering the variability problem of threshold voltage in 
ultra-scaled devices, the presence of a back-gate bias voltage may be useful for ultimate 
tuning of the threshold voltage and other characteristics. Hence, the impact of back-gate 
bias on the important subthreshold characteristics such as threshold voltage, subthreshold 
swing and leakage currents of Re-S/D UTB SOI MOSFETs has been thoroughly analyzed in 
this dissertation. The validity of the analytical models are verified by comparing model 
results with the numerical simulation results obtained from ATLAS™, a device simulator 
from SILVACO Inc. 
Keywords: recessed-source/drain (Re-S/D) SOI MOSFET, drain-induced barrier lowering 
(DIBL), hot-carrier effects (HCEs), dual-metal-gate (DMG), high-k gate dielectric, and back-
gate 
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Chapter 1 
 
Introduction 
 
1.1 Introduction 
The semiconductor industry has grown enormously since 1960 and today it is one of the 
world‟s largest industries. Such a phenomenal growth was never seen before in any 
sector in the history of mankind. World Semiconductor Trade Statistics (WSTS) forecast 
its 2016 global semiconductor sales growth to $355.3 billion, which is 3.1% higher from 
2015 sales. Moreover, the growth of the semiconductor industry has not been 
monotonous but has a great impact on other industries like communication, 
transportation, healthcare, security and surveillance, smart buildings and homes, and 
space etc. A semiconductor material is one whose electrical conductivity lies in between 
those of insulators and good conductors which are classified as intrinsic (pure) and 
extrinsic (impure) semiconductors. Even though, some pure elements and several 
compounds exhibit semiconductor properties, silicon (Si), germanium (Ge), and 
compounds of gallium (Ga) are the most commonly used in electronic devices. Further, 
depending upon the used impurity, extrinsic semiconductors are sub-divided into two 
classes which are n-type semiconductors and p-type semiconductors. Application of the 
semiconductors has been expanding day by day widely from radio in the 1960s to almost 
every electronic device that has an on-off switch in 2016. Semiconductor devices have 
been rigorously pursued targeting performance improvement in terms of higher speed, 
lower power consumption, higher efficiency with much functionality. The continuous 
need of performance improvement has been the motivating force behind the invention of 
new semiconductor devices and makes this field really fascinating as well as challenging. 
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Introduction Chapter 1 
1.2 History and Perspective of Transistors 
A transistor (transfer + resistor) is a semiconductor device which can amplify or switch 
electrical signals. It was invented in the mid-1940s by a team of scientists namely 
William Shockley, John Bardeen, and Walter Brattain [Brinkman et al. (1997)]. This 
solid state option of the vacuum tubes revolutionized the field of electronics and led to 
smaller and cheaper radios, calculators, and computers, among other things. The idea of 
„field-effect transistor (FET)‟ was presented and patented by Lilienfeld in 1926 and 1930, 
respectively [Lilienfeld (1930)]. Shockley proposed a „junction field-effect transistor 
(JFET)‟ in 1952 [Shockley (1952)] based on the unipolar concept with three terminals. In 
1960, Kahng and Atalla [Kahng et al. (1960)] presented one of the most essential 
unipolar transistors called the metal-oxide-semiconductor field-effect transistor 
(MOSFET) with four terminals including a substrate for controlling the transport 
property more effectively. Even after the MOSFETs‟ invention, the BJT remained the 
transistor of choice for several analog circuits due to its superior electrical properties and 
ease of manufacturing. 
In 1952, a technique to integrate a variety of electronic components onto a monolithic 
semiconductor crystal was invented [Internet Resource (IR1)]. In 1957, Jack Kilby [Kilby 
(1964)] developed an integrated circuit (IC) comprises of transistors, resistors, and 
capacitors, and received the Noble Prize in physics in the year 2000. Further, in 1959, a 
monolithic chip made of silicon material was presented by Robert Noyce, where metal 
vaporization technique was used to create interconnects. The major breakthrough in the 
improvement of the integration level onto the chip was marked in 1963, when the 
complementary-metal-oxide-semiconductor (CMOS) technology was invented [Wanlass 
et al. (1963)]. A CMOS circuit is designed with both n-channel and p-channel MOSFETs 
on a single substrate [Wanlass et al. (1963)]. Using the CMOS technology, researchers 
have been able to integrate hundreds of millions of transistors on a single chip which can 
even operate at room temperature [Taur et al. (1998)]. Today, the CMOS technology is 
the leading semiconductor technology and has been used for the fabrication of 
microcontrollers, microprocessors, static RAM, and other digital logic circuits because of 
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high packing density. Fig. 1.1 gives a sketch of the major milestone events in the 
development of CMOS technology. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.1: A brief timeline of the major milestones in the development of CMOS integration [Taur 
et al. (1998)] 
Moore‟s law, proposed by Intel‟s co-founder Gordon Moore in 1965, states that the 
number of transistors per square inch on an integrated circuit will get double in every 18 
months [Moore (1965), Thompson (2006)]. Moore‟s law has been an important guideline 
in developing the technology for the semiconductor industry since 1965. Semiconductor 
industry witnessed two important milestones in the year 1989 and 2005. The million and 
billion transistors were fabricated onto a chip for the first time in the year 1989 and 2005, 
respectively [Clarke (2005)]. Thus, ultra-large-scale integration (ULSI) was possible in 
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the year 2005 because of the MOSFET scalability and advanced manufacturing 
technology. 
1.3 MOSFET Technology Scaling 
Scaling of CMOS transistors below 32nm technology node causes severe short-channel 
effects (SCEs) such as subthreshold swing roll-up and threshold voltage roll-off [Wong 
(2002)]. It also increases the standby power dissipation worsening the switching 
characteristics and offers lower Ion/Ioff ratio. Hence, the suppression of the SCEs up to the 
tolerable level is of significant importance of the MOSFET scaling to continue the IC 
technology scaling trend.  
The first scaling theory proposed by Dennard et al. [Dennard et al. (1974)] is known as 
„constant-field scaling‟ theory. The principle of this theory is to scale the supply voltage 
and device dimensions (both horizontal and vertical) by the same scaling factor 1S , in 
order to keep electric field unchanged. As a result, the circuit speeds up by the same 
factor S , and reduces the power dissipation per circuit by a factor of 2S . The other 
important scaling schemes are constant-voltage scaling and generalized scaling. The 
scaling rules for various device parameters and circuit performance factors of constant-
field, constant-voltage, and generalized scaling are shown in Table 1.1 
Several attempts have been made to find out the alternative ways to follow Moore‟s law 
[Ieong et al. (2006), Thompson et al. (2006), Colinge (2008)]. As a result of these efforts, 
several kinds of techniques and alternative materials have been proposed for CMOS 
performance improvement [Chang et al. (2003), Ieong et al. (2006)]. Apart from 
introducing new materials for the manufacturing of transistors to improve the 
functionality per unit area, new transistor structures are also finding significance in the 
microelectronics industry to keep the scaling alive [Chang et al. (2003), Ieong et al. 
(2006)]. Further, new materials, structures, and technologies that have been adopted by 
the semiconductor industry to combat the increasing leakage power and other scaling 
issues are discussed in section 1.4. 
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                        Device  Parameters                                  
Multiplication Factor, 1S  
Scaling parameter,   
Constant
-field 
Rules 
Constant
-voltage 
Rules 
Generalized Rules 
 
Scaling 
assumptions 
Device dimensions ( W,L,tox ) S/1  S/1  S/1  
Doping concentration ( da N,N ) S  
2S  S  
Voltage (V ) S/1  1  S/  
 
 
Derived 
scaling 
behavior of 
device 
parameters 
Electric field ( E ) 1  S    
Depletion-layer width ( dW ) S/1  S/1  S/1  
Capacitance ( t/AC  ) S/1  S/1  S/1  
Inversion/ layer charge 
density( 1Q ) 
1  S  1  
 Long 
Channel 
Velocity 
Saturation 
Carrier velocity ( v ) 1  S    1  
Drift current ( I ) S/1  S  S/2  S/  
Channel resistance ( chR ) 1  S/1  S/
2  S/  
Derived 
scaling 
behavior of 
circuit 
parameters 
Circuit delay time ( I/CV ) S/1  21 S/  S/ 1  S/1  
Power dissipation per circuit 
( I/CV ) 
21 S/  S  23 S/  22 S/  
Power density ( A/P ) 1  3S  
3  2  
Power-delay product per circuit 
( I/CV )  
31 S/  S  32 S/  
 
Table 1.1: Scaling of device dimensions and circuit parameters [Taur (1998)] 
1.4 CMOS Technology Boosters 
As discussed in the previous section, the main challenge faced by the CMOS scaling is 
the presence of excess short-channel effects, when the device channel length enters in 
sub-100nm regime. CMOS technology boosters such as strained channel, hybrid-
orientation-technology (HOT), high-k dielectric, multi-gate, back-gate and non-conventional 
MOS structures help to continue CMOS scaling in sub-100nm regime. Few CMOS 
technology boosters are discussed below. 
1.4.1 Strained-Silicon (s-Si) Technology 
Strained-Si technology has been adopted by the microelectronics industry as a 
performance booster for mainstream ULSI since the introduction of 32nm technology 
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node [Takagi (2007)]. Basically, strained-Si technology modifies the lattice constant of 
the material by a lattice deformation, which changes its energy band structure to trap 
carriers through the well formation and enhances mobility. 
One of the techniques to generate the strain in the silicon channel is to grow a thin silicon 
epitaxial layer on the silicon-germanium (Si1-xGex) substrate [Barraud et al. (2005)], 
where, x is the mole fraction of germanium in the silicon-germanium compound. The 
mole fraction x can be varied in order to introduce different amount of strain in the 
silicon film. In strained Si film, the 6-fold degenerate valley in the conduction band splits 
into a 2-fold non-planar and 4-fold planar degenerate valleys [Chaudhry et al. (2010)]. In 
the same way, the valence band also splits into two bands consisting of light and heavy 
holes respectively [Chaudhry et al. (2010)]. The carriers then prefer the lower energy 
valley, while occupying them, resulting in the reduction of inter-valley scattering and 
effective mass of the carrier [Chaudhry et al. (2010)]. By increasing the Ge concentration 
in the relaxed Si1-xGex substrate, the amount of biaxial strain increases and, therefore, a 
higher magnitude of the mobility enhancement can be achieved. The lattice structure 
strained-Si which grows on SiGe is shown in Fig. 1.2 
 
 
 
 
 
 
 
        
          (a)                                               (b) 
Fig. 1.2: Lattice structure of (a) unstrained Si and SiGe (b) strained Si on relaxed SiGe 
Relaxed Si 
Relaxed SiGe Relaxed Si/Ge 
Strained Si 
  
7 
 
Introduction Chapter 1 
1.4.2 Hybrid-Orientation-Technology (HOT) 
Hybrid-Orientation-Technology (HOT) improves carriers‟ mobility in Si CMOS devices 
[Yang et al. (2003)].  Properties that are exploited for mobility enhancement are surface 
orientation and tensile strain. To take full advantage of the carrier mobility dependence on 
surface orientation, nFETs should be fabricated on the (100) silicon surface and pFETs on 
the (110) silicon surface [Yang et al. (2006)]. The n-channel FET is formed in (100) 
orientation layer due to low oxide-interface charge density and highest electron mobility. The 
p channel FET is formed in (110) orientation layer in which the atom density is higher 
compared to (100) orientation layer, as can be observed from the Fig. 1.3. Mixing these two 
orientations on a single substrate is done by Hybrid-Orientation-Technology (HOT). It 
provides a way of reducing the current drive imbalance between n-type and p-type channels 
[Sheraw et al. (2005)]. The technological processes that fabricate these hybrid surface layers 
are membrane transfer and overgrowth. HOT has received considerable attention by 
researchers since its introduction due to its fabrication processes compatibility with the 
current VLSI technology [Yang et al. (2003), Sheraw et al. (2005)]. 
 
 
 
 
 
 
 
Fig. 1.3: Schematic images of silicon (100) and (110) surfaces. (Shadowed areas are the channel 
areas indicating that the channeling effect of implanted ions is larger on the (110)  surface) [Yang 
et al. (2006)] 
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1.4.3 High-k Dielectric Materials in MOS Transistors 
When the device channel length is scaled down below 32nm, an ultra-thin gate oxide, i.e., 
less than 1nm~five atomic layers becomes a necessity [Andresa et al. (2007)]. However, 
this very thin layer of gate oxide tends to leak a lot of current which leads to excess 
power consumption and a build-up of heat. Hence, to cut down the gate-leakage current, 
a physically thicker gate dielectric without compromising the gate-channel electrostatics 
coupling is required. In other words, the dielectric material needs to be physically thick 
but electrically thin [Internet Resource (IR2)]. The physical thickness of a high-k 
dielectric gate oxide is given by 








k
SiO
oxk tt


2 , where, 
2SiO
  is the permittivity of silicon 
dioxide, k  
is the permittivity of high-k dielectric material and oxt  is the effective gate 
oxide thickness of the device. Researchers have found some suitable high-k dielectric 
materials to control both short-channel effects and gate-leakage current simultaneously. 
Materials like HfO2 (relative permittivity, k =22), ZrO2 ( k =25) and Ta2O5 ( k =26), 
HfSiO4 ( k =27), are strong contenders to replace SiO2 when the channel length is scaled 
down below 32nm [Park et al. 2015, Robertson (2004)].  
1.4.4 Dual-Metal-Gate (DMG) MOSFETs 
Dual-Metal-Gate (DMG) structure which was proposed by Long et al. [Long et al. 1999] 
is one of the prominent CMOS technology boosters today. The cross-sectional view of 
dual-metal-gate (DMG) FET is shown in Fig. 1.4. The gate electrode of a DMG FET is 
made of two different materials which are termed as control and screen gates with work 
function 
1M
 and
2M
  respectively. The work function of the control gate (
1M
 ) is higher 
than that of screen gate (
2M
 ) i.e. 
21 MM
   for an n-channel MOSFET and vice versa 
for a p-channel MOSFET [Long et al. (1999)]. A device with DMG structure is found to be 
superior than a conventional one as it possesses excellent short-channel effects (SCEs) 
immunity, lower hot-carrier effects (HCEs) and drain-induced barrier lowering (DIBL) 
[Long et al. (1999), Chaudhry et al. (2004), Kumar et al. (2004), Jin et al. (2010)].   
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Fig. 1.4: Cross-sectional view of a dual-metal-gate (DMG) FET [Long et al. (1999)] 
1.4.5 Non-Conventional MOSFETs 
Beyond 32nm technology node, non-conventional MOS structures have been pursued 
relentlessly in order to continue the scaling of MOS structures. Non-conventional 
MOSFETs may be classified into following two broad categories (i) planar silicon-on-
insulator (SOI) MOSFETs, and (ii) non-planar multi-gate MOSFETs. In SOI MOSFETs, 
a thin Si channel is grown on a thick buried-oxide (BOX) insulator which is grown on a 
Si substrate. The thin Si channel on BOX causes the reduced parasitic capacitances, 
improved electrical isolation, better immunity to radiation-induced leakage current 
(RILC) and diminished latch-up effect. SOI MOSFETs can be categorized into partially-
depleted (PD) SOI MOSFETs and fully-depleted (FD) SOI MOSFETs. In the PD devices, 
the silicon film is made to be much thicker than the maximum gate depletion width so 
that a neutral body region exists below the gate depletion boundary as shown in Fig. 1.5 
(a). On the other hand, the silicon channel thickness of fully-depleted SOI MOSFETs is 
made to be thin enough so that the entire film is depleted under the zero-bias condition of 
the device. The schematic structure of a FD SOI MOSFET is shown in Fig. 1.5 (b).  
It may be mentioned that unlike the bulk MOSFETs, the body of PD-SOI devices is not 
tied to the ground. In other words, the body can be floated to different potentials  
depending on the applied drain and gate voltages. When the device operates under large 
drain bias conditions, carriers of the same type as that of the neutral body may be 
generated by impact-ionization near the drain and get stored in the neutral region of the 
device. The stored charges may alter the body potential and hence the threshold voltage 
of the device leading to an adverse phenomenon called the floating body effect of the SOI 
MOSFETs [Yoshimi et al. (1989)]. 
        Channel 
     M1     M2 
Source Drain 
M2 Region M1 Region  
Gate 
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                                    (a)                                                               (b)  
Fig. 1.5: Schematic structure of (a) partially-depleted (PD) SOI MOSFET (b) fully-depleted (FD) 
SOI MOSFET 
The SOI MOSFETs have a number of advantages over the bulk MOSFETs. The 
advantages of ultra-thin SOI MOSFETs include reduced junction capacitance, improved 
electrical isolation, the possibility of optimal operation with relatively light channel 
doping, better immunity to radiation-induced leakage current and diminished latch-up 
effect [Colinge (2004), Celler et al. (2003), Markov et al. (2012)]. Further, SOI devices 
have lower SCEs than the bulk devices. The buried-oxide (BOX) cuts off most of the 
leakage current path for a MOSFET fabricated on it. Another important merit of SOI 
technology is that it provides the base for new device structures such as multi-gate field-
effect transistors (MuGFETs) as shown in Fig. 1.6. The MuGFETs may be classified as 
double-gate planar SOI transistor, double-gate non-planar FinFET, tri-gate FET, 
quadruple-gate FET, gate-all-around (or surrounding-gate) FET and nanowire FET [Park 
et al. (2001), Yang et al. (2002), Colinge (2004), Jiménez et al. (2004), Manoj et al. 
(2008), Bangsaruntip et al. (2009), Huang et al. (2010), Kuhn (2012)]. The MuG MOS 
structures provide extra gate control over the channel region. Hence, effective 
suppression of the off-state leakage current and SCEs can be achieved [Colinge (2008)]. 
Additionally, multi-gate MOS structures have the flexibility that they may be controlled 
by a single-gate electrode, wherein the multiple-gate surfaces act electrically a single-
gate, or by independent-gate electrodes [Ferain et al. (2011)]. 
However, several technological problems of MuGFETs must be solved before, to use 
MuGFETs in VLSI circuits. Some of these problems are discussed below. 
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 The design and fabrication process of non-planar structures (MuGFETs) are more 
complicated than the planar structures (SOI MOSFETs). MuGFETs require more 
advanced fabrication techniques such as improved etching accuracy and reliability 
[Pacha et al. (2006), Masahara et al. (2009)]. 
 MuGFETs exhibits a very undesirable characteristic known as corner-effect which 
occurs due to the electrostatic coupling between two adjacent gates at the corners. 
This effect degrades the device performance by increasing the off-state leakage 
current [Zhao (2006), Yu et al. (2007)]. 
 Another important challenge associated with the performance and reliability of 
MuGFETs is that in order to retain the desired values for threshold voltage, 
subthreshold current and subthreshold swing, the width of the fin needs to be 
decreased as gate length is decreased [Masahara et al. (2009)]. This imposes a 
difficult challenge on the fabrication process. 
  
Fig. 1.6: Various SOI device: (a) single-gate SOI transistor, (b) double-gate planar SOI 
transistor, (c) double-gate non-planar FinFET, (d) tri-gate FET, (e) quadruple-gate (or gate-all-
around) FET, (f) gate-all around (or surrounding gate) FET (nanowire FET). [Kim (2010)] 
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1.4.6 Back-Gated SOI MOSFETs  
SOI MOSFETs are very attractive for low power applications because of many reasons 
including lower junction capacitance, steeper subthreshold slope, and higher short-
channel effect immunity [Kumar et al. (2008)]. In addition, back-gate of SOI MOSFETs 
may be used to control the threshold voltage of the structure. The cross-sectional view of 
a fully-depleted SOI MOSFETs with back-gate control is shown in Fig. 1.7. The front-
gate can be used to switch the device, whereas the back-gate can be used to set the 
correct threshold voltage.  
 
 
 
 
 
Fig. 1.7: Cross-sectional view of a fully-depleted SOI MOSFETs with back-gate control 
1.5 SOI MOSFET 
In SOI-based CMOS technology, the conventional silicon substrate of a bulk MOSFET is 
replaced by a layered silicon-insulator (i.e. SiO2 or sapphire)-silicon substrate to reduce 
parasitic device capacitances. The top layer of the SOI substrate which is used as the channel 
of the device is usually a very thin layer of crystalline silicon. The thin silicon layer is 
electrically isolated from the substrate by a thick (typically 100nm or more) buried-oxide 
layer. Many techniques have been developed for producing a film of single crystal silicon 
on an insulator [Colinge (2004)]. Silicon-on-insulator structure can be produced from a 
bulk silicon wafer by isolating a thin silicon layer from the substrate through the Full 
isolation by porous oxidized silicon (FIPOS) or through the ion beam synthesis of a 
buried insulator layer separation by implanted oxygen (SIMOX) [Colinge (2004)]. 
Moreover, there is another layer transfer technique in which the smart-cut has enabled the 
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"peeling-off" of a thin silicon layer from a wafer and its transfer onto an oxidized wafer. 
The approaches for making SOI wafers have been discussed in section 1.5.1.  
1.5.1 SOI Manufacturing Technologies 
 SOS (Silicon-on-Sapphire) 
Silicon-on-sapphire (SOS) is obtained by an epitaxial growth of a thin layer of silicon on 
a sapphire (Al2O3) wafer. SOS is used for manufacturing of high-frequency and high-
power CMOS integrated circuits in satellite communication systems, cellular telephones, 
and others [Internet resource (IR3)]. In the early days, SOS faced many difficulties in the 
commercial manufacturing of small-scale transistors. Later, various techniques including 
solid-phase epitaxial and regrowth (SPEAR), double solid-phase epitaxial (DSPE), were 
developed to reduce the problem associated with the fabrication of SOS based transistors  
[Paul et al. (2004)]. The SOS wafer fabrication process is illustrated in Fig. 1.8. 
 
 
 
 
 
 
 
        
Fig. 1.8: SOS wafer fabrication flow 
 SIMOX (Separation by Implanted Oxygen) 
In SIMOX technique, oxygen atoms are implanted into Si wafer in order to synthesise 
SiO2. The formation of SiO2 by O2-ion implantation into Si wafer was first reported by 
Watanabe and Tooi in 1966 [Watanabe et al. (1966)]. Later, in 1978, K. Izumi et al. 
[Izumi (1978)] invented a new SIMOX technique and fabricated a 19-stage CMOS ring 
(c) Heat treatment & surface oxidation 
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oscillator using a buried SiO2 layer formed by O2-ion (
16
O
+
) implantation into silicon. 
The SIMOX process is shown in Fig. 1.9. 
 
 
 
 
 
 
 
 
Fig. 1.9: SIMOX process 
 Smart-Cut 
Using smart-cut technique, a very thin surface layer of crystalline silicon material is 
transferred onto the insulating substrate. In 1995, Michel Bruel invented the smart-cut 
process [Bruel et al. (1995)]. This process contains three major steps which are: 
implantation of H
+
 ions, bonding to a stiffener, and thermal annealing [Colinge (2004)]. 
The wafers which are fabricated by the smart-cut process are called as UNIBOND wafers 
[Colinge (2004)]. The sequence of graphics given in Fig. 1.10 describes the process of 
SOI wafer fabrication using the smart cut technology. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.10: Smart-cut process 
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1.5.2 Salient Features of SOI MOSFETs  
SOI MOSFETs offer several advantages over bulk silicon CMOS such as high speed, low 
power dissipation, low drain/source junction capacitances, low leakage currents, high 
short-channel effects immunity, high subthreshold voltage swing, and better 
manufacturing compatibility with the existing bulk silicon CMOS technology [Colinge et 
al. (2004), Kumar et al. (2008)]. Some of the advantages of SOI MOSFET are discussed 
below. 
 Low Drain Junction Capacitance:  
In bulk MOSFETs, the parasitic capacitance at the drain junction consists of two 
components: Capacitance between the drain/substrate junction and the capacitance 
between the drain and the channel stop implant under the field oxide as shown in Fig 
1.11(a). As scaling the MOSFETs to nanometer regime, highly doped substrate regions 
are inevitable which leads to high junction capacitances. On the other hand, SOI 
MOSFETs mainly contains only one parasitic capacitance which exits between the buried 
oxide and the silicon substrate. This capacitance is typical much lower when compared to 
the capacitance of bulk MOSFETs [Colinge (2004)]. Thus, reduced parasitic capacitances 
in SOI MOSFETs contribute to the high performance. In addition, the buried oxide 
thickness does not necessarily to be scaled down with device miniaturization. 
 
 
 
 
 
 
 
 
 
                               (a)                                                                       (b) 
Fig. 1.11: Junction capacitances [Colinge (2004)] 
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 Reduced Short-Channel Effects (SCEs) :  
In SOI MOSFETs, SCEs such as threshold voltage roll-off and DIBL are mainly 
influenced by the channel thickness, buried oxide thickness, substrate doping and channel 
doping concentration. The threshold voltage roll-off occurs at the smaller gate voltages in 
SOI MOSFETs than in bulk MOSFETs, by using ultra-thin SOI film the threshold 
voltage roll off can be reduced. Another SCE, DIBL occurs due to the charge sharing 
between the gate and the S/D junctions. However, in ultra-thin SOI MOSFETs, the 
channel region prohibits drain to take control of channel charges. [Colinge (2004)]. 
 No Latch-Up : 
Latch-up is an unwanted condition occurs in bulk CMOS devices as shown in Fig. 12 (a). 
The triggering of inherent PNPN thyristor structure formed by the Bi-polar transistors in 
bulk CMOS devices lead to severe problems in device performance. However in SOI 
CMOS devices, the latch-up problem is ruled out as there is electrically isolated thick 
buried oxide layer between the devices as shown in Fig 1.12(b)  [Matloubian (1989), 
Kushwaha (2011)]. 
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                                                                  (b) 
Fig. 1.12: Cross-sectional view of (a) bulk CMOS (b) SOI CMOS 
1.5.3 Challenges and Remedies 
Although SOI technology is already a mature technology, there are still some serious 
challenges exist. Primary challenges include fabrication of ultra-thin film, thin box, 
excellent thickness uniformity and lower defect content [Colinge (2004)]. Further, due to 
the ultra-thin source and drain regions, FD SOI MOSFETs possess large series resistance 
which leads to the poor current drive capability of the device despite having excellent 
short-channel characteristics [Zhang et al. (2004)]. Furthermore, interconnects are 
essential to be a minimum of sub-10nm in diameter in order to connect extremely small 
devices [Li et al. (2009)]. As the interconnect wires diameter scale downs to the mean 
free path of electrons, the surface scattering and boundary scattering would delay the 
electronic conduction in wires, [Li et al. (2009)]. Therefore, the circuit operation 
becomes slower and it is not promising to attain performance enhancement from scaling 
[Li et al. (2009)]. Hence, the FD SOI MOSFET structure needs some structural 
modifications to overcome these problems. The modification can be done in two possible 
ways (i) by elevating S/D regions upward (ii) by recessing S/D regions deeper into the 
buried oxide. Based on these, two different kinds of FD SOI MOSFET structures have 
been proposed as follows:  
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 Elevated Source/Drain (E-S/D) SOI MOSFETs 
The elevated source/drain (E-S/D) MOSFET was proposed and fabricated by Wong et al. 
[Wong et al. (1984)]. In Fig. 1.13 (a), the elevated source/drain (E-S/D) regions are 
created by growing selective epitaxial silicon at the top of source/drain regions. In E-S/D 
SOI MOSFET, the elevated source/drain regions are separated from the gate electrode by 
gate spacers. As a result, a parasitic capacitance (Miller capacitance) coming from the 
coupling between the gate and the elevated source/drain regions [Zhang et al. (2004)].  
Further, E-S/D regions are affected with current crowding effects which form a non-
homogenous distribution of current density through a semiconductor, especially at the 
surrounding area of the contacts and over the PN junctions and leads to localized 
overheating and formation of thermal hot spots [Thean et al. (2006)]. Moreover, due to 
the elevated source/drain regions in E-S/D SOI MOSFET, the device structure loses its 
planar nature. Hence, E-S/D may not be compatible with planar CMOS technology. 
 Recessed-Source/Drain (Re-S/D) SOI MOSFETs 
In Re-S/D SOI MOSFET, the large series resistance is cut down by extending the source 
and drain regions deeper into the buried-oxide (BOX) [Hanafi et al. (2005), Ahn et al. 
(2004), Ahn et al. (2006), Wu et al. (2015)]. The Re-S/D ultra-thin body (UTB) SOI 
MOSFET was designed and fabricated by Zhang et al. [Zhang et al. (2004)]. The cross-
sectional view of Re-S/D SOI MOSFET is shown in Fig. 1.13 (b). By using the wet 
etching process two trenches have been created at both edges of thin SOI film to remove 
the thin Si film and BOX for the formation of source/drain and Re-S/D regions. The 
formed trenches will be filled with the amorphous silicon to act as the S/D and Re-S/D 
regions. The filled amorphous silicon is planarised up to the gate oxide region by using 
the chemical mechanical planarization (CMP) technique. Further, to form the p
+
 S/D and 
p
+
 Re-S/D regions, the amorphous silicon regions have been heavily doped with the 
arsenic material. Finally, the back-end steps like contact hole etching, metal deposition, 
and metal patterning steps are performed to complete the process. 
In case of Re-S/D SOI MOSFET, the capacitance coupling between the gate and 
source/drain regions are almost eliminated. Further, Re-S/D SOI MOSFETs are free from 
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current crowding effect [Thean et al. (2006)]. Moreover, unlike an E-S/D SOI MOSFET, 
the Re-S/D SOI MOSFET is a planar structure. Thus, the Re-S/D SOI MOSFET seems to 
be an excellent device structure which is compatible with planar CMOS process 
technology.  
 
 
 
 
 
 
(a)                                                                          (b) 
Fig. 1.13: Schematic cross-sections of UTB SOI MOSFETs with (a) recessed source/drain (Re-
S/D) structure and (b) elevated source/drain (E-S/D) structure 
1.6 Dissertation Motivation 
In the era of sub-100nm device dimensions, continuing conventional MOSFET scaling and 
keeping up with the ITRS roadmap are proved to be more difficult than ever. This is 
attributed to the severe SCEs in the shrinking nanometer order. In the conventional 
MOSFET, as the channel length diminishes, the gate control over the channel gets reduced 
due to the increased source/drain capacitances. Various alternative MOS structures have been 
pursued in order to further continue the scaling. Among all of them, SOI MOSFET is one of 
the alternative CMOS devices that can be scaled more aggressively than the bulk silicon 
MOSFET. The device offers diminished SCEs, smaller subthreshold swing, smaller mobility 
degradation and higher on-to-off current ratio compared to the conventional MOS devices 
[Colinge (2004), Kumar et al. (2008)]. Being three-dimensional structures, multi-gate 
FETs (MuGFETs) have several technological problems such as fabrication complexity, 
corner effect and fabrication of thin silicon (fin) etc. Hence, a planar fully-depleted (FD) 
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SOI MOSFETs could be the best option as the device offers almost equivalent on-off 
current ratio. 
An ultra-thin-body (UTB) is used in FD SOI MOSFETs in order to improve the short-
channel effects immunity. However, the UTB gives rise to a large series resistance and 
contact formation problems which lead to the poor current drive capability of the device 
despite having excellent short-channel characteristics. Since, an UTB is required to diminish 
the SCEs, the source/drain area may be increased by extending S/D either upward or 
downward. Thus, two schemes discussed in the last section can be employed in FD SOI 
MOSFETs to counter the large series resistance and contact problem by elevating or 
recessing source/drain regions. By keeping in mind the issues associated with E-S/D SOI 
MOSFETs, the Re-S/D SOI MOSFETs have been pursued rigorously to address the large 
series resistance problem. 
Recessing source and drain deeper into buried oxide ensures high drive current and avoid the 
contact formation problem. However, the recessed source and drain may deteriorate the 
subthreshold characteristics, including threshold voltage, subthreshold current and 
subthreshold swing of the transistor owing to a strong coupling between the recessed 
source/drain and the back surface of the channel. It may happen that the strong coupling 
between recessed source/drain and back of the channel activates the channel at the back 
surface before the gate voltage does the same on the front-surface. If it happens, the device 
will show an anomalous subthreshold behavior. 
In light of above-mentioned facts, an attempt has been made to analyze the subthreshold 
behavior of Re-S/D SOI MOSFETs. Theoretical models of the threshold voltage, 
subthreshold current and subthreshold swing have been developed for Re-S/D SOI 
MOSFETs. The impact of various device parameters on the subthreshold characteristics of 
Re-S/D SOI MOSFETs has been analyzed through the developed theoretical models.    
Further, CMOS performance boosters such as high-k dielectric, multi-gate and back-gate 
etc. help to improve the on-current of FD Re-S/D SOI MOSFETs. Therefore, these 
performance boosters have been employed in the Re-S/D SOI MOSFETs in order to 
investigate their impact on the subthreshold characteristics of the device.  
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1.7 Scope of Dissertation 
The main objective of this dissertation is to present a detailed modeling & simulation -
based study of the subthreshold characteristics of short-channel fully-depleted (FD) 
recessed-source/drain (Re-S/D) SOI MOSFETs. The dissertation consists of six chapters, 
including the present one as Chapter 1. The contents of the remaining chapters of the 
dissertation are outlined as follows: 
Chapter 2 presents a detailed review of the modeling and simulation of SOI MOSFETs in 
detail and Re-S/D SOI MOSFET in particular. The state-of-the-art works reported on the 
threshold voltage, subthreshold swing and subthreshold current of Re-S/D SOI 
MOSFETs have been discussed in this chapter. Finally, some major observations from 
the literature have been summarized at the end of the chapter to justify the motivations 
behind the research works carried out in the following three chapters of the present 
dissertation. 
Chapter 3 includes the analytical modeling and simulation of the threshold voltage, 
subthreshold current and subthreshold swing of short-channel dual-metal-gate (DMG) 
recessed-source/drain (Re-S/D) SOI MOSFETs. The formulated models are derived 
considering the appropriate physics of the device operation. The model results are 
analyzed with wide variations in the device parameters. The validity of the present 
models is confirmed by comparing the model results with the numerical simulation 
results.  
Chapter 4 presents the analytical modeling and simulation of the threshold voltage, 
subthreshold current and subthreshold swing of Re-S/D SOI MOSFETs with the high-k 
dielectric material. The two-dimensional (2D) Poisson‟s equation is solved in the channel 
region in order to obtain the surface potential under the assumption of the parabolic 
potential profile in the transverse direction of the channel with appropriate boundary 
conditions. Subsequently, threshold voltage, subthreshold current and subthreshold swing 
models are presented by considering the influence of the fringing field in terms of bottom 
plate capacitance botC  which is formed between bottom edge of the gate electrode and 
the source/drain regions. Following which, all the developed models are tested by 
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varying the different device parameters. Model results are also compared with the 2D 
numerical simulation results in order to show their validity.   
Chapter 5 presents the analytical modeling of subthreshold characteristics of Re-S/D SOI 
MOSFETs with back-gate control. The impact of back-gate on the subthreshold 
characteristics of Re-S/D SOI MOSFETs has been analyzed in detail. Again, to confirm 
the validity of presented models, 2D numerical simulations are carried out.  
Chapter 6 includes the summary and conclusions of the present dissertation. The major 
findings of the entire dissertation have been summarized in this chapter. In addition, 
suggestions to future the work in this thesis is presented at the end of this chapter. 
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SOI MOSFETs: A General Review 
 
2.1 Introduction 
MOSFET miniaturization has enabled amazing improvement in the switching speed 
[Critchlow (2007)], density [Taur et al. (1998)], functionality [Iwai (2009)] and cost of 
microprocessors [Cavin et al. (2012)]. However, the problems associated with 
miniaturization of the conventional MOS transistors have increased with the increasing 
transistor density in integrated circuits (ICs) [Ieong et al. (2006)]. The CMOS 
performance boosters, which were discussed in Chapter 1, are very useful in order to 
counter the problems associated with miniaturization [Takagi (2007), Yang et al. 
(2006), Chaudhry et al. (2004), Kumar et al. (2004), Bangsaruntip et al. (2009), Kuhn 
(2012), Amlan et al. (2009)]. In Chapter 1, it was also discussed that the Fully depleted 
(FD) silicon-on-insulator (SOI) MOSFET is one of the potential CMOS devices that can 
be scaled down to a greater extent compared to the bulk silicon MOSFET because of 
their outstanding short-channel effects (SCEs) controlling capability [Taur et al. (1997), 
Colinge (2008)]. However, owing to the ultra-thin source and drain regions, FD SOI 
MOSFETs exhibit large series resistance problem which results in the diminished 
current drive capability of the device despite possessing excellent short-channel 
characteristics [Chaudhry et al. (2004)]. In order to reduce the effect of this large series 
resistance problem, Zhang et al. [Zhang et al. (2004)] proposed and fabricated a 
recessed-source/drain (Re-S/D) ultra-thin body (UTB) SOI MOSFET. In the Re-S/D 
UTB SOI MOSFETs, source and drain regions are extended deeper into the buried 
oxide (BOX) to mitigate the effects of large source and drain resistances. 
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The objective of this dissertation is to perform the modeling and simulation of the 
subthreshold characteristics of some SOI MOSFET structures. Since, the future trends 
in research, in any area can only be predicted by having a thorough knowledge of the 
state-of-the-art research in that particular field of interest, the present chapter is 
dedicated to discuss a detailed review of the state-of-the-art-work on various aspects of 
SOI MOSFETs in general, and recessed-source/drain SOI MOSFETs in particular, in 
order to validate the scope of the dissertation outlined in the previous chapter.  
The layout of the chapter is as follows. Sections 2.2 and 2.3 include the review of FD 
SOI MOSFETs. Some state-of-the-art works on the modeling and simulation of the 
subthreshold characteristics of SOI MOSFETs have been briefly discussed in section 
2.4. Finally, some major findings of the literature review have been summarized in 
section 2.5. 
2.2 SOI MOSFETs  
Fully depleted (FD) SOI MOSFETs beat the conventional MOSFETs in various aspects 
like ability to operate in critical environment such as high temperature [Francis et al. 
(1992)], SCEs immunity [Colinge et al. (2004)], high drive current capability 
[Chaudhry et al. (2004)], as well as low parasitic capacitances and leakage currents 
[Markov et al. (2012)]. In addition, the SCEs in a FD SOI MOSFET can be suppressed 
by using a thinner silicon body and BOX [Ghanatian et al. (2009)]. Further, the FD SOI 
MOSFET with a BOX thickness of less than 5nm may be treated as a double-gate 
device structure on SOI substrate [Ghanatian et al. (2009)]. In contrast to BOX 
thickness scaling, the silicon film thickness scaling is more feasible from a technology 
point of view [Trivedi et al. (2005)], which generates a great deal of interest in ultra-
thin body FD SOI MOSFETs. 
However, as the film thickness decreases, the source/drain resistance increases and can 
attain significantly high value to degrade circuit speed performance [Chaudhry et al. 
(2004)]. The source/drain resistance of the device can be pulled down by various 
techniques such as silicidation of source/drain, tungsten clad, schottky source/drain, 
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elevated-source/drain (E-S/D), and recessed-source/drain (Re-S/D) etc. [Chen et al. 
(2007), Zan et al. (2003), Ieong et al. (1998), Wong et al. (1984), Zhang et al. (2004) ]. 
2.2.1 Source and Drain Silicides 
Formation of a low-resistance silicide layer on the source/drain is one of the common 
techniques to reduce source and drain resistance of the device [Chen et al. (2007)]. For 
this low-barrier silicide formation, firstly, metal is deposited on a silicon substrate and 
then it is energized by thermal heating or laser irradiation or ion beam mixing. The 
metal reacts with silicon at the interface, leaving a silicide there. This process is 
depicted in Fig. 2.1 [Chen et al. (2007)]. The commonly used silicides are titanium 
silicide (TiSi2), cobalt silicide (CoSi2), platinum silicide (PtSi) and nickel silicide 
(NiSi). Schematic view of an SOI MOSFET with low-barrier silicide layer above the 
source and drain regions is shown in Fig. 2.2 [Colinge et al. (2004)]. 
 
 
 
 
Fig. 2.1: Silicide formation 
 
 
 
 
 
Fig. 2.2: Schematic view of an SOI MOSFET with silicide layer above the source and drain 
regions 
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Deng et al. [Deng et al. (1997)] calculated the source/drain sheet resistance ( sR ) 
against the thickness of the deposited titanium. They observed that the sheet resistance 
decreased from 300 Ω/square to 2 Ω/square with the increase in titanium thickness from 
0nm to 45nm respectively. But, silicon possesses a tendency to diffuse into a titanium 
silicide. Hence, the silicon in the source/drain and channel region starts diffusing into 
silicides forming Kirkendall voids [Tu et al. (2005)] under the gate edges. This may 
lead to failure of the device. Therefore, the thinner silicide layer, which gives rise to 
comparatively lower resistance than the conventional SOI MOSFET, is used in practice.  
2.2.2 Tungsten Clad 
For the first time, the ultra-thin-channel poly-silicon thin-film transistor (TFT) with 
tungsten-clad source/drain (W-TFT) was proposed by Zan et al. [Zan et al. (2003)] to 
reduce S/D resistance by selective tungsten chemical vapor deposition (SWCVD) 
technology. SWCVD is one of the best ways to reduce source/drain resistance because 
of its small silicon consumption. The schematic cross-sectional view of W-TFT is 
shown in Fig. 2.3 [Zan et al. (2003)]. The W-deposition on silicon film can be done by 
CVD (chemical vapor deposition) process, where SiH4 chemically reduces WF6 to W at 
250
0
C followed by a rapid thermal annealing at 550
0
C temperature. Zan et al. [Zan et 
al. (2003)] also compared the output characteristics of conventional TFT and W-TFT 
and they reported that the output characteristics of W-TFTs are better than those of the 
conventional TFTs. 
 
 
         
 
 
 
Fig. 2.3: Schematic cross-sectional view of the W-TFT. [Zan et al. (2003)] 
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2.2.3 Schottky Source and Drain 
The source/drain resistance can be decreased as well by using Schottky source and drain 
[Ieong et al. (1998)]. The Schottky source/drain gives rise to lower sheet resistance, but 
leads to a higher contact resistance because of its finite Schottky barrier height. Hence, 
a material with lower barrier height must be used as a contact in order to reduce contact 
resistance [Ieong et al. (1998)]. It had been reported that in short-channel devices, if a 
very small or negative Schottky barriers developed, then both the source/drain 
resistance and contact resistance were significantly reduced [Larson et al. (2006)]. For a 
p-channel and n-channel devices, platinum silicide (PtSi) and erbium silicide (ErSi1.7) 
have been used for Schottky junction respectively [Ieong et al. (1998)]. Ieong et al. 
[Ieong et al. (1998)] analyzed I-V characteristics of a Schottky source/drain MOSFET 
for various Schottky barrier heights and observed that the drive current severely 
degrades with higher Schottky barrier height, but increases substantially with a decrease 
in barrier height due to decreased contact resistance.  
2.2.4 Elevated source and drain (E-S/D) regions 
An elevated source and drain regions can also cut down the series resistance of a MOS 
device. In this, an ultra-thin Si film is used in the channel region along with a thicker Si 
film for source and drain regions as shown in Fig. 1.13 (a) of Chapter 1 [Wong et al. 
(1984)]. This can be done in either of the two ways, i.e. (1) by adopting elevated source 
and drain technique [Colinge (2004)], or (2) by adopting the local oxidation of silicon 
(LOCOS) technique [Colinge (2004)]. In the former approach, firstly an ultra-thin Si 
film is used and then, a selective epitaxial growth (SEG) is carried out to increase the 
thickness of source/drain regions [Colinge (2004)]. In the latter approach, a thicker Si 
film is used first and then, the channel region is thinned using a LOCOS technique 
[Colinge (2004)].  
2.2.5 Recessed-Source/Drain (Re-S/D) 
Recessing of source and drain regions diminishes the large series resistance of a MOS 
device [Zhang et al. (2004)]. The cross-sectional view and fabrication process of the 
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Re-S/D SOI MOSFET have already been presented in section 1.5.4 of Chapter 1. Zhang 
et al. [Zhang et al. (2004)] designed and fabricated a self-aligned Re-S/D UTB SOI 
MOSFET. The comparison of series resistances/parasitic capacitances of E-S/D and Re-
S/D structures were presented by Zhang et al. (2004). It was found that the E-S/D 
structure offers an extra parasitic capacitance which is called as a gate to source/drain 
Miller capacitance. However, increasing the spacer thickness between the gate and the 
E-S/D can reduce the gate to S/D Miller capacitance, but it  also increases the series 
resistance. Hence, in case of an E-S/D structure, a compromise among series resistance 
or Miller capacitance is inevitable [Zhang et al. (2004)]. Further, in case of Re-S/D 
structure, there is no spacer adjacent to the gate as in the E-S/D MOSFET, therefore, a fall 
of 25% miller capacitance is attained in Re-S/D structure [Zhang et al. (2004)]. 
Furthermore, E-S/D regions are also affected by current crowding effects and planarity 
which were discussed in section 1.5.3 of Chapter 1.  
2.3 Earlier Works Related to SOI MOSFETs  
The first SOI transistor was fabricated by Mueller et al. in the year 1964 [Mueller et al. 
(1964)]. Most of the early SOI MOSFETs were fabricated with SOS (silicon-on-
sapphire) wafer technology. SOI technology was advocated enormously by J. P. Colinge 
in 1980‟s [Colinge (1991)]. Introducing a BOX in conventional MOS structure delivers 
a lot of improved characteristic such as excellent isolation [Colinge (1996)], less 
leakage current [Markov et al. (2012)], enhanced SCEs immunity [Colinge (2004)], 
improved latch-up free condition [Narayanan et al. (2013)], enhanced switching speed 
due to less drain-body capacitance [Markov et al. (2012)] and radiation hardness [Chan 
et al. (1994)]. The SOI CMOS technology emerged as an alternative to planar CMOS 
technology for deep sub-micron CMOS. It appeared to be one of the best options for 
low-power electronics [Colinge (2004)]. SOI MOSFETs attracted a number of 
researchers [Colinge (1986), Young et al. (1989), Yan et al. (1991), Joachim et al. 
(1993), Yan et al. (1992), Wong et al. (1998), Kumar et al. (2005), Reddy et al. (2005), 
Pal et al. (2014), Mohapatra et al. (2003), Kumar et al. (2007), Lu et al. (2011), Zhang 
et al. (2004), Ke et al. (2007), Svilicic et al. (2009)] due to their several advantages 
over conventional MOSFETs. 
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In 1986, J. P. Colinge [Colinge (1986)] presented a subthreshold slope model of thin-
film SOI MOSFETs. One-dimensional (1D) Poisson‟s equation was solved in the 
channel region using the suitable boundary conditions to model the electrostatic 
behavior of SOI MOSFETs. A subthreshold slope of 62 mV/decade, which is almost 
equivalent to the ideal subthreshold slope of  60 mV/decade, was observed in a long-
channel undoped FD SOI device [Colinge (1986)]. However, the near-ideal 
subthreshold slope cannot be obtained in short-channel FD SOI MOSFETs with thick 
BOX due to the lateral field coupling into the channel through the BOX [Colinge 
(1986)].  
Young [Young (1989)] derived a two-dimensional (2D) potential distribution equation 
of FD SOI MOSFETs in the silicon thin film by assuming a simple parabolic function 
perpendicular to the channel region. It was found that the vertical field through the 
depleted film strongly influences the lateral field across the source and drain regions. It 
was obsereved that the SCEs were found to be decreased with decreasing silicon film 
thickness. [Young (1989)]. In the early 90‟s, R. H. Yan [Yan et al. (1991)] also derived 
a 2D channel potential for SOI MOSFETs following K.K. Young‟s approach [Young et 
al. (1989)]. However, both Young and Yan assumed the electric field inside the thick 
BOX to be zero in order to simplify the problem. Therefore, these models did not show 
BOX thickness dependency [Joachim et al. (1993)]. Joachim et al. [Joachim et al. 
(1993)], however, specified that 2D effects in the BOX region could not be neglected 
for short-channel devices [Joachim et al. (1993)]. Joachim et al. [Joachim et al. (1993)] 
modified the boundary condition at the bottom of the SOI layer to account for the 
nonlinear potential distribution inside the BOX. They [Joachim et al. (1993)] found that 
in a FD SOI MOSFET, the subthreshold slope is improved by increasing the channel 
doping concentration. 
Yan et al. [Yan et al. (1992)], in year 1992, introduced natural length scale ( ) as a 
scaling parameter for several SOI devices such as (a) conventional, (b) gate-all-around, 
and (c) ground plane, which are shown in Fig. 2.4. It was mentioned that in a deep-
submicrometer regime, to achieve better subthreshold leakage control, heavily doped 
devices were essential, but high channel doping leads to undesirable large junction 
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capacitance and degraded mobility. Hence, Yan et al. [Yan et al. (1992)] rigorously 
studied about the scaling of FD SOI devices and found that the horizontal leakage due 
to short-channel effects could be very less in non-planar structures. It was observed that 
the gate length of the device needed to be lengthier than   for obtaining better 
subthreshold characteristics [Yan et al. (1992)]. The minimum scalable channel length 
of a FD SOI device could be simply projected by its scale length [Yan et al. (1992)]. 
Yan et al. [Yan et al. (1992)] reported that the minimum channel length of gate-all-
around could be scaled by 30% shorter than the conventional SOI MOSFET with good 
subthreshold characteristics. It was also reported that the ground-plane structure shows 
an improvement in   about 75% over the conventional SOI and a 20% over the gate-
all-around structure respectively. 
 
 
 
 
 
 
Fig. 2.4: Various SOI structures: (a) conventional (b) gate-all-around (c) ground plane. [Yan et 
al. (1992), Sasaki et al. (2015), Chena et al. (2016)] 
Wong et al. [Wong et al. (1998)] investigated the severity of SCEs in 25nm FD SOI, 
ground-plane and double-gate (DG) MOSFETs based on 2D simulations. It was 
observed that the FD SOI MOSFET does not provide adequate short-channel immunity 
for 25 nm channel length devices even though the channel potential control was 
increased. Further, in ground-plane MOSFETs, bottom gate insulator must be kept thin 
to allow effective tuning of the threshold voltage by a bottom gate voltage not 
exceeding the power supply voltage. However, the thickness of back-gate insulator was 
considered to be 1.5 times than that of top gate insulator thickness. The design space for 
the oxide thickness ( oxt ) and the channel thickness ( Sit ) were also studied [Wong et al. 
 
Schematic 
Gate-All-Around 
 
Conventional 
 
Ground Plane 
 
Structure 
 
Scaling 
 
oxSi
ox
Si tt


   oxSi
ox
Si tt



2
  
 








Siox
oxSi
oxSi
ox
Si
t
t
tt




1
2
 
  
 31 
 
Chapter 2 SOI MOSFETs: A General Review 
(1998)]. The obtained models were validated with the simulation results which were 
obtained from the device simulators FIELDAY program from IBM [Wong et al. 
(1998)].  
Kranti et al. [Kranti et al. (2010)] investigated the analog/radio-frequency (RF) 
performance of sub-100nm SOI MOSFETs with gate-source/drain underlap channel for 
low voltage applications. It was reported that the use of underlap source/drain 
architecture over conventional one enhances the analog/RF performance. [Kranti et al. 
(2010)]. It was, further, claimed that the underlap channel design possesses high voltage 
gain up to 30 dB and cutoff frequency up to 100 GHz. 
Patil et al. [Patil et al. (2013)] proposed the asymmetric source/drain (ASD) underlap 
channel dopant-segregated schottky barrier (DSSB) SOI MOSFET and compared the 
performance with the same of the symmetric S/D (SSD) overlap and underlap 
structures. The fabrication steps of the ASD underlap structure were also specified in 
detail [Patil et al. (2013)]. The RF figures-of-merits (FoMs) of the considered structures 
were extracted using H and Y parameters found by carrying out the small-signal AC 
analysis [Patil et al. (2013)]. It was reported that ASD underlap structure (where the 
source side and drain side were considered to be overlapped and underlapped, 
respectively) reduced the gate-induced-drain-leakage (GIDL) and improved the analog 
figures of merit such as transconductance ( mg ) and cutoff frequency ( Tf ) [Patil et al. 
(2013)]. Further, the optimization study revealed that the mixed-signal circuit 
performance of the ASD underlap device, however, degraded significantly beyond 
certain underlap length at drain side [Patil et al. (2013)]. 
In 1999, Long et al. [Long et al. (1999)] proposed a novel structure named as dual-
material gate (DMG) FET, where the two gate materials were cascaded such that the 
source side gate metal ( 1M ) had a relatively higher work function than the drain side 
metal ( 2M ). The DMG structure provides the benefits of high electron velocity and 
enhanced source side electric field resulting in increased carrier transport efficiency in 
the channel region [Long et al. (1999)]. Long et al. [Long et al. (1999)] observed a 
step-like channel potential profile which ensured screening of the minimum potential 
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point from drain voltage fluctuations. Hence, the metal gate 2M  behaves as the screen 
gate and the metal 1M  behaved as the control gate. 
In 2005, for the first time, Reddy et al. [Reddy et al. (2005)] developed an analytical 
threshold voltage model for a double-material double-gate (DMDG) SOI MOSFET. The 
front-gate and back-gate surface potentials of the DG and DMDG SOI MOSFETs were 
compared along the channel region [Reddy et al. (2005)]. It was observed that the 
DMDG SOI MOSFET illustrated a step-like profile in the surface potential at both the 
surfaces [Reddy et al. (2005)]. It was reported that in case of an asymmetrical DG SOI 
MOSFET the surface potential at the back-gate dominates in determining the threshold 
voltage ( thV ). 
Pal et al. [Pal et al. (2014)] recently developed an analytical threshold voltage model 
for the dual-material surrounding-gate MOSFET (DMSG). The threshold voltage ( thV ) 
variations were compared for DMSG and SG MOSFETs [Pal et al. (2014)]. It was 
observed that the DMSG MOSFETs offer higher efficiency to thV  roll-off compared to 
SG MOSFETs [Pal et al. (2014)]. It was reported that in gate-engineered MOSFETs, 
due to the electric field discontinuities in the channel, the increased drain to source 
potential is absorbed by the screen gate. 
In 2010, the concept of DMG was invoked in strained-silicon-on-insulator (s-SOI) 
MOSFETs by Jin et al. [Jin et al. (2010)]. It was analytically demonstrated that the 
significant improvements in the SCEs such as DIBL, HCEs, and carrier transport 
efficiency could be obtained in strained-SOI MOSFETs [Jin et al. (2010a)](2010)]. 
By utilizing the concepts of the straddle-gate structure of the MOSFETs [Tiwari et al. 
(1998)] and the electrically induced shallow junction MOSFETs [Han et al. (2001)], 
Goel et al. [Goel et al. (2006)] presented a new structure called tri-material gate-stack 
(TRIMAGS) MOSFET in 2006. The gate dielectric of their proposed structure consisted 
of a gate oxide layer on the substrate, followed by a high-k dielectric layer. The 
polysilicon at the gate-electrode was replaced by laterally connected three different 
materials with three different work functions placed in such a way that the materials 
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with the highest and lowest work functions were at the source side and drain side 
respectively. 
Chiang [Chiang et al. (2009)] reported a subthreshold current model for a tri-material 
gate-stack (TRIMAGS) SOI MOSFET using evanescent mode analysis. The two-
dimension (2D) Poisson‟s equation was solved in the channel region using suitable 
boundary conditions to obtain channel potential which was finally used to derive the 
subthreshold current model of the device. It was observed that a thin effective stack-
gate oxide, a thin silicon body and large 21 L:L  ratio were required to deliver better 
subthreshold behavior, where, 1L and 2L  be the lengths of control and screen gates 
respectively [Chiang et al. (2009)]. 
As per the device scaling rule [Dennard et al. (1985)], an ultra-short-channel length 
device should have a very thin gate oxide in order to diminish the unwanted short-
channel effects. But, through the ultra-thin gate oxide, quantum mechanical tunneling of 
the charge carrier is inevitable [Basak et al. (2015)]. Therefore, the gate dielectric 
material (SiO2) should be replaced by a high-k gate dielectric material (HfO2, Ta2O5 and 
ZrO2) which offers large physical thickness and small electrical thickness [Tripathi et 
al. (2012)]. However, the high-k dielectric material induces fringing field lines, which 
influence the channel electrostatic potential; hence, it is very important to examine the 
subthreshold characteristics of the device in the presence of the high-k dielectric 
material. Several attempts have been made in the past, to model the capacitance 
associated with the bottom edge of the gate electrode and the source and drain regions 
for different CMOS devices [Kumar et al. (2007), Mohapatra et al. (2003), Liu et al. 
(2002)]. 
Mohapatra et al. [Mohapatra et al. (2003)] presented parasitic capacitance models of 
MOS transistors with high-k dielectric material, as shown in Fig. 2.5. It was reported 
that three types of parasitic capacitances might affect the device: the first one is sideC , 
the sidewall fringing capacitance between gate and source/drain regions (through high -
k); the second one is ppC , the parallel plate capacitance between gate and source/drain 
electrodes and the last one is topC , the top fringing capacitance between top surface of 
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the gate and source/drain electrodes through the first layer of passivation dielectrics 
[Mohapatra et al. (2003)]. Mohapatra et al. [Mohapatra et al. (2003)] used the 
developed model to study the dependence of parasitic capacitance on different 
parameters such as channel length, gate dielectric constant, gate electrode thickness, 
gate dielectric thickness, and spacer thickness. 
 
 
 
 
 
 
 
Fig. 2.5: Cross-sectional view of a MOS transistor with various capacitance components 
[Mohapatra et al. (2003)] 
Further, Kumar et al. [Kumar et al. (2006)] presented a parasitic capacitance model for 
high-k gate dielectric SOI MOSFETs by considering the effect of the parasitic internal 
fringe capacitance allied with the bottom edge of the gate electrode and the source and 
drain regions. A threshold voltage model including the effect of fringing capacitance 
was also presented by Kumar et al. [Kumar et al. (2006)]. It was observed that there is a 
significant threshold voltage drop because of fringing field lines from the bottom edge 
of the gate electrode to the source/drain region for high-k dielectric. In addition, it was 
also mentioned that this significant threshold voltage drop might degrade the device 
characteristics and performance considerably. 
Considering the variability problem of threshold voltage owing to the random dopant 
fluctuation in the doped channel, the back-gate biasing is one of the unique features of 
MOSFET devices for ultimate tuning of threshold voltage even after the device has been 
fabricated [Yang et al. (2013)]. Hence, one approach to control the threshold voltage 
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fluctuation is to apply an appropriate back-gate bias voltage with low doped substarte 
[Yang et al. (2013)]. Thus, the threshold voltage of FD SOI MOSFETs can be controlled by 
three parameters, the gate work function ( M ), the channel doping ( aN ), and the back-
gate voltage, ( BGV ) [Numata et al. (2004)]. 
Yang et al. [Yang et al. (1995)] presented a novel SOI device called FD silicon-on-
insulator-with-active substrate (SOIAS) MOSFET structure in which an oxide-isolated 
polysilicon back-gate electrode was formed beneath the channel and back-gate was used to 
control the threshold voltage of the device. The fabrication of SOIAS MOSFET using 
bonded SIMOX and BE (bond and etch-back) -SOI processes was presented in detail [Yang 
et al. (1995)]. It was reported that a dynamic threshold voltage control scheme was needed 
for high-performance and low-power requirements [Yang et al.]. 
Lu et al. [Lu et al. (2011)] presented an analytical threshold voltage model for FD SOI 
MOSFETs in which the front-gate and back-gate were independently biased. Lu et al. [Lu 
et al. (2011)] considered the non-ideal effects such as short-channel effects (SCEs), 
quantum effects, leakage currents, field dependent mobility, and parasitic effects to 
model the characteristics of a real device. The threshold voltage ( thV ) versus back-gate 
voltage ( BGV ) for both symmetric and asymmetric double-gate (DG) MOSFETs were 
compared. The derived model was validated with the simulation results which were 
obtained from the device simulator TCAD. 
Ultra-thin-body (UTB) SOI MOSFETs exhibit excellent short-channel characteristics 
such as low parasitic capacitances and leakage currents; but suffer from poor contacts 
and source/drain resistances because of ultra-thin source/drain regions [Chaudhry et al. 
(2004)]. As discussed in section 2.2, Re-S/D SOI MOSFETs not only facilitates better 
contacts but also possesses smaller source/drain resistances. Further, the Re-S/D SOI 
MOSFET fabrication process steps are almost similar to those of CMOS. Hence, due to 
the above advantages of Re-S/D SOI MOSFETs, researchers have developed an interest 
towards it. 
Ke et al. [Ke et al. (2007)] performed a comprehensive study on the Re-S/D UTB SOI 
MOSFET in detail using a commercial simulator ISE 7.0.  The Re-S/D structure offer 
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significantly reduced source/drain series resistance than the E-S/D structure [Ke et al. 
(2007)]. Further, it was also observed that the E-S/D SOI MOSFETs show degraded 
SCEs immunity than that of Re-S/D SOI MOSFETs. The design guidelines and design 
window were also proposed for the Re-S/D SOI MOSFETs by Ke et al. [Ke et al. 
(2007)]. It was claimed that the Re-S/D SOI MOSFETs were capable of scaling down to 
10nm node [Ke et al. (2007)]. 
Zhang et al. [Zhang et al. (2004)] presented a drain current characteristic of the Re-S/D 
SOI MOSFET with a reasonably good on and off current ratio of 
71083 . . The step by 
step procedure for the fabrication of UTB Re-S/D SOI MOSFET was given by Zhang et 
al. [Zhang et al. (2004)]. Zhang et al. [Zhang et al. (2004)] compared the performance 
of E-S/D and Re-S/D SOI structures. It was reported that the UTB Re-S/D SOI 
MOSFET had many advantages over UTB E-S/D SOI MOSFET, such as lesser 
source/drain series resistance and reduced Miller capacitance [Zhang et al. (2004)]. 
Svilicic et al. [Svilicic et al. (2009)] developed an analytical threshold voltage model 
for Re-S/D SOI MOSFETs. It was pointed out that in case of Re-S/D SOI MOSFET, the 
front-channel got inverted just like the conventional SOI MOSFET for lower recessed 
S/D length, but as the recessed source/drain thickness was increased, the source/drain 
coupling with the back-channel dominated over the gate coupling with the front-
channel, which lead to an early inversion in the back-channel [Svilicic et al. (2009)]. 
The back-channel barrier height found to be smaller compared to the front-channel 
[Svilicic et al. (2009)]. Since the back inverted channel remained too far from the front-
gate, and also under the control of source and drain, poor subthreshold characteristics of 
the device were inevitable.  
2.4 Subthreshold Characteristic Models of  SOI 
MOSFETs 
Moreover, many attempts have also been made to model and investigate the 
subthreshold characteristics of SOI MOSFETs [Lee et al. (1989), Woo et al. (1990), 
Banna et al. (1995), Suziki et al. (1995), Svilicic et al. (2009), Kumar et al. (2014), Yeh 
et al. (1995), Yan et al. (1992), Kumar et al. (2013), Ding et al. (2011), Chen et al. 
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(2011), Dey et al. (2008)]. Few of these attempts are summarized in forthcoming 
sections.    
2.4.1 Threshold Voltage Models of  SOI MOSFETs 
The threshold voltage ( thV ) of a MOSFET is defined as the gate-to-source voltage at 
which the conduction of current begins. The role of thV  has become increasingly 
important in designing of VLSI circuits and systems targeting low-voltage, low-power, 
and high-speed applications [Schrom et al. (1996), Giustolisi et al. (2003)]. A number 
of attempts have been made to model the threshold voltage of SOI MOSFETs [Lee et al. 
(1989), Woo et al. (1990), Banna et al. (1995), Suziki et al. (1995), Svilicic et al. 
(2009), Kumar et al. (2014)]. 
Lee et al. [Lee et al. (1989)] presented a numerical study of the threshold voltage of a 
long-channel lightly doped ultra-thin SOI MOSFET, where Si-film was assumed to be 
thin enough so that complete depletion of the film could take place at the threshold 
condition. The results obtained by Lee et al. [Lee et al. (1989)] were limited only to the 
conditions at which the back channel was neither accumulated nor inverted enough to 
cause significant floating body effects or leakage current. It was found that the classical 
definition of the threshold voltage condition (i.e. sf = B2 , where sf was the front-
surface potential and 
Sif
 was the Fermi potential of the film) of the conventional bulk 
CMOS device could not be considered for SOI MOSFETs [Lee et al. (1989)]. Instead, 
Lee et al. [Lee et al. (1989)] assumed that the electron concentration of the front-
surface must reach a critical value T  at the threshold condition and accordingly, front-
surface potential was approximated as ofsf Si    [Lee et al. (1989), Chen (2003)] 
where 
Sifo
 
 
if TaN  or 






i
T
o
nq
kT 
 ln  if TaN  , - q was the electron charge, 
aN was the channel doping concentration, in  was the intrinsic carrier concentration, k  
was the Boltzmann's constant, and T  was the temperature. Based on the simulation 
results, Lee et al. [Lee et al. (1989)] concluded that high-performance sub-micrometer 
complementary MOSFETs could be achieved by using lightly doped or near-intrinsic 
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ultra-thin SOI films, gate materials with an appropriate work function, and back-gate 
biasing of the SOI MOSFET. Further, Balestra et al. [Balestra et al. (1987)] discovered 
an important physical phenomenon „volume-inversion‟ in DG SOI MOSFETs in the 
year 1987. Volume inversion is a phenomenon which appears in thin-film multi-gate 
SOI MOSFETs. As per volume inversion concept, the inversion carriers are not 
confined near the Si-channel/SiO2 interface, but somewhat at the center of the film 
[Balestra et al. (1987)].  
In year 1995, Banna et al. [Banna et al. (1995)] developed a threshold voltage model 
for FD SOI MOSFET using a quasi-2D approach in the sub-µm regime. It was observed 
that the threshold voltage roll-off in FD SOI MOSFET was lesser than that of 
conventional MOSFET for the same effective channel length. Banna et al. [Banna et al. 
(1995)] used experiential fitting parameter „ ‟ while finding the characteristic length of 
FD SOI MOSFET. The obtained model was validated with the simulation results which 
were obtained from MINIMOS5 and found to be in excellent agreement. 
Suzuki et al. [Suziki et al. (2003)] presented an analytical threshold voltage model for 
FD single-gate SOI MOSFETs by assuming the 2D effects in both silicon film and 
BOX. This model is valid for both long and short-channel SOI MOSFETs. However, 
Suzuki et al. [Suziki et al. (2003)] limited their investigation to the highly doped base 
substrates only. It was stated that the lightly doped substrates gives negative thV  in most 
cases.  
 Zhang et al. [Zhang et al. (2008)] derived an analytical 2D model of the threshold 
voltage of a FD SOI MOSFET with vertical Gaussian doping profile by considering the 
2D effects in both SOI and BOX [Zhang et al. (2008)]. Zhang et al. [Zhang et al. 
(2008)] limited their analysis with an approximation that the lateral channel doping 
concentration was assumed uniform and the vertical doping concentration be non-
uniform distribution (Guassian profile). The resulted characteristic lengths of the model 
was in agreement with Suzuki et al. [Suziki et al. (2003)] uniformly doped FD SOI 
MOSFETs model, when pp R ; where, pR  
and p  
were the projected range and 
straggle  of the  Gaussian doping profile.  
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In the year 2014, our group [Kumar et al. (2014)] presented a threshold voltage model 
of short-channel Re-S/D UTB SOI MOSFETs considering the substrate induced surface 
potential (SISP) effects. Kumar et al. [Kumar et al. (2014)] derived the surface potential 
expression of the front-surface and the back- surface of the channel region using the 
evanescent mode analysis method. It was observed that the recessed thickness ( rsdt ) is 
an important parameter to decide the threshold voltage of the device and the threshold 
voltage is switched from back surface dominance to the front-surface dominance of the 
channel as channel doping ( aN ) is increased [Kumar et al. (2014)]. 
2.4.2 Subthreshold Current Models of SOI MOSFETs 
Since the subthreshold current plays key role in determining the static power dissipation 
of any MOS device, an accurate subthreshold current model of an SOI MOSFET could 
be an extreme concern for researchers for the optimization of the power dissipation in 
short-channel FD SOI MOSFET based VLSI/ULSI circuits [Yeh et al. (1995)]. Various 
attempts have been made to model the subthreshold current of FD SOI MOS devices 
[Yeh et al. (1995), Yan et al. (1992), Kumar et al. (2013)]. 
Yeh et al. [Yeh et al. (1995)] presented a physical subthreshold current model of FD 
SOI MOSFETs in a sub-micrometer regime considering that the diffusion current is 
dominant in the subthreshold regime of device operation. The effect of substrate charge 
(under source/drain regions) was included in the model [Yeh et al. (1995)].  
Analytical models of the subthreshold current and subthreshold slope of asymmetric 
three-terminal (3-T) and four-terminal (4-T) DG MOSFETs were presented by Dey et 
al. [Dey et al. (2008)] using the evanescent mode analysis method to solve the 2D 
Poisson‟s equation in the channel region. Dey et al. [Dey et al. (2008)] used the models 
to study the subthreshold characteristics of a DG MOSFET with asymmetry in gate 
oxide thickness, gate voltage, and gate material work function.  
Luan et al. [Luan et al. (2009)] presented a subthreshold current model of DMG SOI 
nMOSFETs with a single halo (DMGH) near the source region. The parabolic potential 
approximation was considered in the channel region and the current of the device was 
 40 
 
Chapter 2 SOI MOSFETs: A General Review 
obtained by utilizing the drift-diffusion theory [Luan et al. (2009)]. To obtain a fully 
analytical model for subthreshold current, a piecewise approximation was employed to 
the surface potential [Luan et al. (2009)].  
2.4.3 Subthreshold Swing Models of SOI MOSFETs 
Subthreshold swing (S) is one of the important parameters of a device as it determines 
the switching characteristics. It is defined as the amount of gate voltage required to 
change the output current by one decade. Since the subthreshold swing has vital 
implications in device scaling, it is important to develop analytical models to study the 
subthreshold swing characteristics of the SOI MOSFETs. Various theoretical models for 
the subthreshold swing of SOI MOSFETs have been reported in the literature [Chen et 
al. (2011), Svilicic et al. (2010), Kumar et al. (2013)]. 
Chen et al. [Chen et al. (2011)] developed an analytical subthreshold swing model for 
FD SOI MOSFETs with vertical Gaussian-like doping profile in the channel region. It 
was reported that the subthreshold swing decreases with increasing peak doping 
concentration [Chen et al. (2011)].  
In 2010, an analytical subthreshold swing model for a Re-S/D UTB SOI MOSFET was 
developed by Svilicic et al. [Svilicic et al. (2010)]. Svilicic et al. [Svilicic et al. (2010)] 
used the developed model to analyze the dependence of subthreshold swing on various 
device parameters, such as channel length, channel thickness, gate material, gate oxide 
thickness, BOX material, and Re-S/D thickness. 
Kumar et al. [Kumar et al. (2013)] presented a subthreshold swing model of the 
strained-Si on silicon-germanium-on-insulator (SGOI) MOSFETs for different gate 
lengths. It was reported that the subthreshold swing increases with the increase in strain 
(Ge mole fraction (x)). For an increase in the Ge mole fraction from 0 to 30%, the 
subthreshold swing is found to be increased by 14.73% for 30nm gate length, 2.94% for 
50nm gate length and 0.8% for 70nm gate length [Kumar et al. (2013)]. The switching 
characteristics were observed to be degraded with the increased strain and decreased 
gate length of the device.  
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2.5 Summary and Conclusion 
Based on the literature survey presented in above sections, Chapter 2 can be 
summarized under some important observations as follows: 
 The FD UTB SOI MOSFET can beat the conventional MOSFETs in various 
aspects like ability to operate in critical environment such as high temperature 
[Francis et al. (1992)], enhanced SCEs immunity [Colinge et al. (2004)], high 
drive current capability [Chaudhry et al. (2004)], enhanced effective carrier 
mobility [Chu et al. (2009)], enhanced transconductance [Lim et al. (2009)], low 
parasitic capacitances and leakage currents [Markov et al. (2012)], and high 
scalability [Colinge et al. (2004)]. Above mentioned advantages of FD UTB SOI 
MOSFETs make it suitable for a number of applications like subthreshold logic 
operation, low-power analog circuits, RF applications, memory applications, 
systems-on-a-chip (SOC) applications [Trivedi et al. (2005)]. 
 In FD UTB SOI MOSFETs, the ultra-thin source and drain regions offer large 
series resistance and contact formation problems which lead to the poor current drive 
capability of the device despite having excellent short-channel characteristics 
[Chaudhry et al. (2004)]. Hence, it was observed from the literature that the large 
series resistance and contact formation problems could be reduced by implementing 
various techniques such as silicide source/drain, tungsten clad, schottky source/drain, 
elevated-source/drain (E-S/D), recessed-source/drain (Re-S/D) etc. [Chen et al. 
(2007), Zan et al. (2003), Ieong et al. (1998), Wong et al. (1984), Zhang et al. 
(2004)]. Among these aforementioned techniques, Re-S/D is the viable option 
[Zhang et al. (2004), Svilicic et al. (2009)]. Further, the Re-S/D SOI MOSFETs 
offer several advantages over the conventional SOI MOSFETs such as (i) higher 
drive current capability (ii) reduced parasitic resistances (iii) enhanced 
transconductance (iv) higher scalability [Zhang et al. (2004), Cheng et al. (2003), 
Kuchipudi and Mahmoodi (2007)]. 
 It was observed from the literature that CMOS performance boosters such as dual -
metal-gate, high-k dielectric, and back-gate etc. help to improve the „on‟ current 
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drive capability,  reduce the subthreshold leakage current, and reduce the threshold 
voltage roll-off of FD Re-S/D SOI MOSFETs. Therefore, an investigation is 
required for subthreshold characteristics of Re-S/D SOI MOSFETs with CMOS 
performance boosters [Takagi (2007), Yang et al. (2006), Chaudhry et al. (2004), 
Kumar et al. (2004), Bangsaruntip et al. (2009), Kuhn (2012), Amlan et al. 
(2009)]. 
 Threshold voltage modeling of short-channel Re-S/D SOI MOSFETs has drawn 
the significant attention of the researchers because of its better scalability features 
over the conventional CMOS devices [Kumar et al. (2014)]. Various models 
[Kumar et al. (2014), Svilicic et al. (2009),] have been developed to estimate the 
SCEs by inspecting the sensitivity of threshold voltage ( thV ) towards channel 
length ( L ), channel thickness ( Sit ), and oxide thickness ( oxt ). The impact of 
performance boosters on threshold voltage characteristics have yet to be 
investigated on Re-S/D FD SOI MOSFETs. 
 Subthreshold current is another important characteristic of a Re-S/D SOI 
MOSFET as it decides the standby power dissipations and on-off current ratio 
which is an important parameter for characterizing the switching performance of a 
device. A number of subthreshold current models for SOI MOSFETs were 
presented based on surface potential expression [Yeh et al. (1995), Yan et al. 
(1992), Kumar et al. (2013)]. However, to the best of our knowledge, no 
subthreshold current models for Re-S/D SOI MOSFETs as well as Re-S/D FD SOI 
MOSFETs with CMOS performance boosters have been reported yet. Thus, it is 
very important to analytically analyze the subthreshold current for both the Re-
S/D SOI MOSFETs as well as Re-S/D FD SOI MOSFETs with CMOS 
performance boosters. 
 A long-channel SOI MOSFET is an ideal candidate for subthreshold logic circuits 
targeting ultra-low-power applications, since it provides an ideal value of 
subthreshold swing, i.e 60 mV/Decade [Yeh et al. (1995)]. But with reduced 
channel lengths, the subthreshold swing of short-channel SOI MOSFET increases 
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continuously, thereby degrading the switching performance of the device. Thus, it 
is very important to search for the new techniques for improving the switching 
performance of the device. Further, various subthreshold swing models for SOI 
MOSFETs were presented [Chen et al. (2011), Dey et al. (2008)]. However, only 
one model is available for Re-S/D SOI MOSFETs [Svilicic et al. (2010)]. Hence, 
there is an ample scope of work in modeling of subthreshold swing for Re-S/D FD 
SOI MOSFETs with CMOS performance boosters. 
 Further, it was observed from the literature that recessing source and drain may 
deteriorate the subthreshold characteristics including threshold voltage, 
subthreshold current and subthreshold swing of the structure due to a strong 
coupling between recessed source/drain and the back surface of the channel. It 
may happen that the strong coupling between Re-S/D and back of the channel 
activates the channel at back surface before the gate voltage does the same on the 
front-surface. If it happens the device will show an anomalous subthreshold 
behavior. However, CMOS boosters such as multi-gate, high-k dielectric, and 
back-gate etc. are expected to improve the subthreshold behavior of the Re-S/D 
SOI MOSFETs. Therefore, modeling of subthreshold characteristics of Re-S/D 
SOI MOSFETs with CMOS boosters becomes requisite. 
In brief, there is a lot of opportunity in the modeling and simulation of the subthreshold 
characteristics of Re-S/D SOI MOSFETs. The scope of the dissertation outlined in 
Chapter 1 is based on the observations discussed above. 
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Analytical Modeling and Simulation of 
Subthreshold Characteristics of Short-
Channel Dual-Metal-Gate Fully-Depleted 
Recessed-Source/Drain SOI MOSFET 
 
3.1 Introduction 
As discussed in Chapters 1 and 2, a dual-metal-gate (DMG) MOS structure can be used 
for improving both the hot-carrier effects (HCEs) and drain-induced barrier lowering 
(DIBL) simultaneously [Kumar et al. (2004)]. The structure provides the benefits of 
high electron velocity and enhanced source side electric field resulting in increased 
carrier transport efficiency in the channel region [Reddy et al. (2005)]. The DMG 
structure creates a step-like channel potential profile which ensures the screening of the 
minimum potential point from drain voltage fluctuations. It may be noted that the DMG 
concept has already been implemented in the conventional silicon-on-insulator (SOI) 
MOSFETs and significant improvements have been observed in terms of enhanced 
short-channel effects (SCEs) and hot-carrier effects (HCEs) [Kumar et al. (2004)]. 
However, it can be observed from Chapter 2 that no significant work has been reported 
on the modeling of the subthreshold characteristics of the short-channel DMG Re-S/D 
SOI MOSFET. Hence, in this chapter, an attempt has been made to evaluate the impact 
of DMG on subthreshold characteristics of the Re-S/D UTB SOI MOSFET.  
The layout of the present chapter is as follows. Section 3.2 describes the modeling of 
the two-dimensional (2D) surface potential function. Using the results of section 3.2, 
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the short-channel threshold voltage model of the device is presented in section 3.3. 
Analytical models for the subthreshold current and subthreshold swing are presented in 
sections 3.4 and 3.5 respectively. Results and discussion related to the developed 
models are presented in section 3.6. Finally, the present chapter is concluded in section 
3.7. 
3.2 Modeling of Two-Dimensional (2D) Surface Potential 
A cross-sectional view of a dual-metal-gate (DMG) Re-S/D UTB SOI MOSFET which is 
used in our modeling and simulation is shown in Fig. 3.1. The entire Si channel is 
considered to be fully depleted to avoid the floating body effect. The position along the 
channel length is represented by the x- axis, whereas the channel depth is represented by the 
y- axis as shown in the Fig. 3.1. Two different metals for control and screen gates with work 
functions 1M and 2M , respectively, divide the entire channel into two virtual regions which 
are named as region I and region II. The region I is defined within 10 Lx   and Sity 0  
while the region II is within 211 LLxL   and Sity 0 ; where 1L and 2L  are lengths of 
the control gate and screen gate respectively, Sit  is silicon channel thickness. Thus, the total 
channel length is 21 LLL  .  The potential distributions of regions I and II are taken as 
),(1 yx  and ),(2 yx  respectively. The symbols oxt and boxt  represent the thicknesses of 
the gate oxide and the BOX. The source and the drain regions penetrate into the buried oxide 
by a thickness rsdt , which is also known as the recessed thickness. The symbol boxd is the 
length of the source/drain overlap over the buried-oxide. The channel region is assumed to 
be lightly doped with a doping concentration of aN  while source and drain regions are 
considered to be heavily doped with a doping concentration of dN each. The source/drain to 
channel junction is assumed to be abrupt. The substrate doping concentration is subN . The 
MOSFET is biased by the gate voltage of GSV , drain voltage of DSV  and substrate voltage as 
subV  keeping the source voltage at 0SV . The notations and parameter values used in 
modeling and simulation are given in Table 3.1. 
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Fig. 3.1: Cross-sectional view of dual-metal-gate (DMG) Re-S/D UTB SOI MOSFET 
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Fig. 3.2: The DMG Re-S/D UTB SOI MOSFET with dominant intrinsic capacitance 
components 
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Device Parameters (Notation) Value and Units 
Control gate work function, 
1M
  4.8eV 
Work function of screen gate, 
2M
   4.4eV - 4.6eV 
Channel doping, aN  
10
15
cm
-3
 
Source/ drain doping, dN   10
20
cm
-3
 
Substrate doping, subN  
10
18
cm
-3
 
Front-channel oxide thickness, oxt  1.5nm - 3nm 
Buried oxide thickness,
 box
t  100nm - 300nm 
Silicon thickness, Sit  
6nm-10nm 
Substrate thickness,
 sub
t  300nm 
Length of the source/drain overlap 
 over the buried-oxide,  boxd  
3nm 
Control gate to screen gate length ratio, 
21 : LL  
1:2, 1:1, 2:1 
Channel length,
 
L  30nm - 300nm 
Table 3.2: Device parameter values used for modeling and simulation of a DMG Re-S/D UTB 
SOI MOSFET 
The two-dimensional (2D) potential distribution in the channel region of a DMG Re-
S/D UTB SOI MOSFET before the onset of strong inversion can be obtained by solving 
following Poisson‟s equation [Young et al. (1989)] 
   
Si
aii qN
y
y,x
x
y,x








2
2
2
2
  , where  2,1i  for region I and II                           (3.1) 
where, aN , q and Si  are the doping concentration of channel region, electronic charge  
and  the permittivity of Si film respectively. The 2D electrostatic potential distribution 
in regions I and II are approximated by following parabolic polynomials [Young et al. 
(1989)] 
        221 yxCyxCxy,x iifii                                                                           (3.2) 
where, i = 1 stands for region I, and i = 2 for region II,  xfi be the front-surface 
potential at SiO2/Si interface under both metals 1M and 2M . The coefficients  xCi1 and 
 xCi2  are the functions of x only and can be determined by using following boundary 
conditions: 
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1) The electric flux at SiO2/Si interface is assumed to be continuous in the device. 
Therefore, it can be written as [Svilicic et al. (2009)]: 
     
1
111
0
1
L
VVxC
y
y,x FBGSf
Si
ox
y













                                                        (3.3)  
     
2
222
0
2
L
VVxC
y
y,x FBGSf
Si
ox
y













                                                      (3.4)  
where, GSV  is the applied gate to source voltage. 1oxC , 2oxC  are the front-gate 
oxide capacitances per unit length under metals 1M and 2M , respectively and are 
given by 
ox
ox
ox
t
L
C 11

 ,                                                                                                      (3.5) 
ox
ox
ox
t
L
C 22

                                                                                                      (3.6) 
where, ox  is the permittivity of  gate oxide material. 
1FBV  and 2FBV  are the flat-band voltages for the control and screen gates and are 
given by 
SiMFBV   11                                                                                                   (3.7) 
SiMFBV   22                                                                                                   (3.8) 
where, 
1M
 and
2M
  are the metal work functions of the control gate and the screen 
gate respectively, Si  is the silicon work function given by 
Sif
gSi
Si
q
E
q
,
2


                                                                                            (3.9) 
where, Si  and gE are the electron affinity and energy band gap of the silicon         
respectively,  Si,f is the Fermi level potential 
       







i
a
Tf,Si
n
N
ln=V                                                                                               (3.10) 
        where, in  is the intrinsic carrier concentration of the silicon. 
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2) The electric flux at the Si / BOX interface should also be continuous in the device. 
Therefore, it can be written as [Svilicic et al. (2009)]: 
     
 
1
141
1
132
1
1311
--
----
∂
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L
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where, SV , subV , and DV  are source voltage, substrate voltage and drain voltage 
respectively.    Siibi ty,xx    is the channel potential at the channel/BOX 
interface and named as back-surface potential. 1rsdC , 2rsdC , 3rsdC  and 4rsdC  are 
recessed source/drain- back channel capacitances per unit length as shown in Fig. 
3.2 and are given by [Svilicic et al. (2009)] 
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    (3.14) 
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 1boxC  and 2boxC   are the buried oxide capacitances per unit length in the regions 
which are under the influence of metals 1M and 2M , respectively and are given by  
 
box
ox
box
t
L
C 11

                                                                                                     (3.17) 
box
ox
box
t
L
C 22

                                                                                                  (3.18) 
1SiC and 2SiC are the channel capacitances per unit length under metals 1M and 2M , 
respectively given as  
Si
Si
Si
t
L
C 11

                                                                                                      (3.19) 
Si
Si
Si
t
L
C 22

                                                                                                      (3.20)     
 1oxC  and 2oxC   are the front-gate oxide capacitances per unit length in the regions 
under the metals 1M and 2M , respectively given by  
box
ox
box
t
L
C 11

                                                                                                     (3.21) 
 52 
 
Chapter 3 
Analytical Modeling and Simulation of Subthreshold Characteristics 
of Short-Channel Dual-Metal-Gate Fully-Depleted Recessed-
Source/Drain SOI MOSFET 
box
ox
box
t
L
C 22

                                                                                                    (3.22) 
3FBV  and 4FBV are the source/drain-back channel flat-band voltage and substrate 
back channel flat-band voltage, respectively and are given by   
 









23
i
da
FB
n
NN
ln
q
kT
V                                                                                         (3.23) 







a
sub
FB
N
N
ln
q
kT
V 4                                                                                            (3.24) 
where, aN , dN  and subN  are the channel, source/drain and substrate doping 
concentration respectively. 
3) The potential at the source end is 
  biVy, 01                                                                     (3.25) 
 where, 









2
i
da
bi
n
NN
ln
q
kT
V  is the built in potential across the source/drain and Si 
junction.  
4)  The potential at the drain end is 
  DSbi VVy,L 2                                                                                             (3.26) 
where, DSV  is the applied source/drain bias voltage.  
The coefficients  xC11 ,  xC12 ,  xC21  and  xC22 of Eq. (3.2) are obtained by 
utilizing boundary conditions of Eqs. (3.3), (3.4), (3.11) and (3.12) in Eq. (3.2) and 
can be written as 
      11
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1
11 FBGSf
SiSi
ox
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C
xC                                                                  (3.27) 
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Thus, the expressions for ),(1 yx  and ),(2 yx  are obtained by substituting the 
values of  xC11 ,  xC12 ,  xC21  and  xC22  into Eq. (3.2). Now, by utilizing Eq. 
(3.2) in the expressions of  y,x1  and  y,x2 , potential  y,xi  can be written in 
terms of front- and back- surface potential separately as follows  
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Further, by substituting  y,x1 and  y,x2 in Eq. (3.1) and putting 0y  and 
Sity   respectively, the following differential equations of front- and back-surface 
potential are obtained  
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Now, the following equations of front- and back-surface potentials,  xbi,fi , are 
obtained by solving the differential Eqs. (3.39) and (3.40) with the help of boundary 
conditions of  Eqs. (3.25)-(3.26) 
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where, ff i    and bbi    are the characteristic lengths associated with the front-
surface potential  and back-surface potential, respectively.  
The position  minx of the front- and back-surface minimum potential value (virtual 
cathode) lies under the control gate and is estimated by solving
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Now the front- and back- channel minimum surface potential, minbmin,f 11  , under the 
control gate region can be obtained by putting  Eq. (3.65) into Eq. (3.49) and its value is 
found to be  
,ba b,fb,fb,fminbmin,f 11111111 2                                                                                    (3.66) 
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Here, it is worth mentioning that minf 1  and minb1  are two important parameters which 
determine the source-channel barrier heights at front and back surfaces of the channel 
respectively. The condition  minbminf 11    indicates that the source-channel barrier 
height at the front-surface of the channel is lower compared to the same at the back 
channel. And, as a result the inversion layer is formed at the front-surface of the 
channel when gate voltage is raised up to the threshold voltage level. Similarly, the 
condition minbminf 11    facilitates the inversion layer to be formed at the back surface of 
the channel under suitable gate bias condition. In a conventional SOI MOSFET, the 
condition minbminf 11     holds generally true because the back surface of the channel 
remains far away from the front-gate. Further, the weak source/drain-back channel 
coupling also does not help much.  However, in case of Re-S/D SOI MOSFETs, both 
conditions ( i.e  minbminf 11    or minbminf 11   ) may hold true depending upon the device 
parameters [Kumar et al. (2014)]. For example, if the channel region is highly doped or 
the device channel length is considerably large, the Re-S/D SOI MOSFET behaves as a 
conventional SOI MOSFETs [Kumar et al. (2014)]. However, in case of a short-channel 
undoped/lightly doped Re-S/D SOI MOSFET, a strong electrostatics coupling between 
source/drain and back surface of the channel builds up, and the condition minbminf 11    
is found to be exist. This strong coupling may lead the back surface of the channel to 
the inversion.          
Now, we derive the following equation of the so-called virtual cathode potential  yvc  
[Chen et al. (2003)] (    
minxx
vc y,xy  1 ,where minxx   is the position where minima 
of front-/back-surface potential exists). The obtained virtual cathode potential 
 yvc which is a function of the minimum value of the front-surface potential is 
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Similarly, another equation of the so-called virtual cathode potential which is a function 
of the minimum value of the back surface potential can also be obtained  
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Here, it should be noted that either of Eqs. (3.69) or (3.70) can be utilized for the 
formulation of the subthreshold charge carrier density at virtual cathode position. 
3.3 Threshold Voltage Formulation  
The threshold voltage thV  of a MOSFET is defined as that value of the gate voltage GSV  
at which a number of minority carriers at the channel surface equals the majority carrier 
concentration in the bulk. In other words, in a conventional  MOSFET, the threshold 
voltage is taken to be that value of the gate-source voltage at which the virtual cathode 
potential becomes equal to the twice of the Fermi potential (i.e. Si,fminb,min,f  211   
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where, minb,min,f 11  is minimum surface potential) [Svilicic et al. (2009)]. However, this 
definition of the threshold voltage does not hold completely true for a lightly doped or 
intrinsic SOI MOSFET owing to the volume inversion in the whole channel region, as 
discussed in Chapter 2. Because of the early inversion of the charge carriers in an 
intrinsic/lightly doped SOI film, the threshold voltage definition is modified as 
discussed in section 2.4.1 of Chapter 2. In this chapter, the modified threshold voltage 
definition of [Chen et al. (2003)] is used for threshold voltage formulation. Further, any 
of the front-channel or back channel may be inverted at first and form a conducting 
channel between source and drain, threshold voltage associated with front-surface and 
back-surface of the channel regions have been formulated separately.    
3.3.1 Front Channel Threshold Voltage Formulation  
The front-channel threshold voltage ( thfV ) is considered to be the value of the gate 
voltage at which the minimum of front-channel surface potential minf 1  is found to be 
Sif ,2
 , 
i.e. 
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where, q  is the electron charge, aN is the channel doping concentration, in  is the 
intrinsic carrier concentration, k  is the Boltzmann's constant, and T  is the temperature, 
Sif ,  is the Fermi potential, Tn  is a critical concentration of electron in the channel to 
turn on the device [Lee et al. (1989)]. It should be noted that Tn  depends on device 
parameters like channel thickness and channel length; it has been determined following 
the method of Chen [Chen (2003), Svilicic et al. (2010)]. 
Thus, solving  Si,f
VtV
fffminf
hfGS
ba 

  22 1111  gives the following expression for 
front-channel threshold voltage, thfV  
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3.3.2 Back Channel Threshold Voltage Formulation                    
Similarly, solving 
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  22 11  gives the following expression for 
back-channel threshold voltage, thbV  
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As mentioned above, DMG FD Re-S/D SOI MOSFET may have two different threshold 
voltages associated with the front-surface and back-surface of the channel region, 
respectively. Hence, the threshold voltage thV  of a DMG Re-S/D SOI MOSFET could 
be determined either by front-surface threshold voltage ( thfV ) or by the back surface 
threshold voltage ( thbV ) depending on the front- and back- minimum surface potential. 
In this way, the threshold voltage of DMG UTB Re-S/D SOI MOSFET is defined as 
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3.3.3 Threshold Voltage Modifications due to Quantum Mechanical 
Effects (QMEs)        
The model's accuracy could be improved for ultra-thin body structure by adding 
following quantum effects induced correction term thV  in the threshold voltage model 
of  Eq. (3.98) [Dort et al. (1992)].  
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where, 0E  is the difference between the first discrete energy level and the lowest 
conduction band energy level which is given as [Dort et al. (1992)]. 
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where, h  is the planks constant, *m  is effective mass of the electron, E is the normal 
electric field due to the charge in the depletion layer. 
3.4 Subthreshold Current Formulation 
The diffusion dominant subthreshold current in weak inversion is assumed to be 
proportional to the carrier concentration at the virtual cathode, )(min yn , and hence, can 
be defined as [Kumar et al. (2013), Dey at al. (2008)] 
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nD  is the coefficient of diffusion, eL  is the effective channel length, TV  is   the  thermal 
voltage. The electron density at the virtual cathode,  ynmin can be expressed as [Dey at 
al. (2008)] 
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where in  is the intrinsic carrier concentration. 
The effective channel length can be expressed as [Dey at al. (2008)] 
Ddse L)LL(LL 2                                                                                         (3.104) 
where, ds LL and  represent the source and drain depletion width, DL  be the Debye 
length, all of which can be formulated as[Yeh et al. (1995)] 
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where,  mvc y = )y(vc is the value of the minimum surface potential function along the 
channel thickness at myy  , where my  can be obtained by solving 
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Equation (3.101) is a complex equation and cannot be solved analytically. However, an 
approximate solution of Eq. (3.101) can be obtained by invoking a piecewise linear 
approximation of the virtual cathode potential equation. For this purpose the channel 
region may be divided into two parts; region 1 ( myy 0 ) contributing current FI , and 
region 2 ( Sim tyy  ) contributing another current BI . Further, the virtual cathode 
potential variation is approximated by two straight lines in regions1 and 2 . [Yeh et al. 
(1995)]. Finally, the subthreshold current can now be written as 
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Assuming the linear variation of  yvc in y  direction, Eq. (3.109) can be solved as 
[Dey at al. (2008)] 
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where, 
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Eqs. (3.114 & 3.115) are the electric fields associated with the front- and back- surfaces 
of the channel. Eq. (3.111) is the desired expression for subthreshold current derived for 
DMG Re-S/D FD UTB SOI MOSFET. 
3.5 Subthreshold Swing Formulation 
The switching property of a MOS device is governed by the subthreshold swing 
characteristics in the weak inversion region. It is defined as the inverse slope of the 
GSD VvsI )log(  characteristics in the subthreshold region. The typical value of 
subthreshold swing is 60mV/dec (at room temperature). 
The subthreshold swing of a Re-S/D SOI MOSFETs can be expressed as [Svilicic et al. 
(2010)] 
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Utilising Eq. (3.65) in Eq. (3.116) and after some mathematical calculations, we obtain 
the following closed form expression of the subthreshold swing of the DMG Re-S/D 
UTB SOI MOSFET  
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where,  
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3.6 Results and Discussion 
In this section, we have analyzed the derived theoretical models of subthreshold 
characteristics of the DMG Re-S/D UTB SOI MOSFETs. Further, the models have also 
been validated against the numerical simulation data obtained by a numerical device 
simulator ATLAS
TM
. The drift-diffusion model has been used while simulating the 
carrier transportation in the device. The CVT mobility model has also been used as it is 
a complete mobility model in which mobility depends on doping density, temperature, 
lateral and transverse electric field. Fermi-Dirac carrier statistics has been employed to 
minimize the carrier concentration in the heavily doped regions. Along with this, a 
quantum transport equation (NEGF) is used to include the quantum effects  The 
numerical threshold voltage has been extracted from the drain current-gate voltage 
curve by considering the value of that gate voltage at which drain current magnitude is 
given by   m/ALWI d 
710 , where W and L are width and length of the channel, 
respectively [Conde et al. (2002)].  
3.6.1 Surface Potential 
Figure 3.3 shows both front-channel and back-channel surface potential profiles along 
the channel length direction for a device channel length of nm60L  and nmtrsd 30 . 
It may be noticed that the back-channel minimum surface potential is significantly 
higher than the front-channel minimum surface potential. This implies that just like Re-
S/D SOI MOSFET as discussed in section 3.2, the source-channel barrier height is 
found lower at back surface of the channel in case of DMG Re-S/D SOI MOSFETs. The 
estimated value of the source channel barrier height associated with the back-channel is 
lower than that of the front-channel by ~76mV. This leads to a significant inversion at 
the back channel when gate-source voltage is raised, and the threshold voltage of the 
device should be determined by the threshold voltage of the back-surface of the 
channel. Since, we have considered only lightly doped short-channel length devices in 
this chapter, the status of back surface of the channel will determine the subthreshold 
characteristics of the device.   
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Figure 3.4 demonstrates the back-channel surface potential along the channel length 
direction for different control-gate to screen-gate length ratios 21 L:L . It should be 
noted that the control-to-screen gate ratio is varied whereas the total channel length 
remains fixed to L. As the source side metal gate has higher work function (control gate, 
1M =4.8eV) than the drain side metal gate (screen gate, 2M = 4.6eV), the „virtual 
cathode‟ position is found below the control gate and shifted towards the source end 
when the contribution of screen gate is increased in total channel length. Increasing the 
contribution of screen gate length from 31  to 32  in the total gate length, the minimum 
surface potential increases from 0.19 V to 0.27 V. Thus, varying the gate length ratio 
( 21 L:L ) could modulate the position and magnitude of the minimum surface potential, 
which in turn could modulate the subthreshold characteristics of the device.  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3.3: Surface potential along the channel length at front-gate and back-gate 
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Fig. 3.4: Back surface potential along the channel at different control to screen gate length ratio  
3.6.2 Threshold Voltage 
Figure 3.5 exhibits the threshold voltage variation against the gate length at different 
oxide thickness. It is observed from the figure that the threshold voltage remains almost 
constant irrespective of the oxide thickness variations if the device channel length is 
selected above 150nm, however, devices with channel length less than 150nm become 
sensitive to the gate oxide thickness. Further, the threshold voltage of device with 
channel length less than 150nm is found to be decreased severely when a thicker gate 
oxide is considered in the device.  
Figure 3.6 demonstrates the threshold voltage versus device channel length for different 
Si film thicknesses. The threshold voltage is found to be increased with the decrease in 
the thickness of the silicon channel. As the thickness of the channel is increased, the 
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controllability of the gate over the entire channel region is reduced due to the reduction 
in the gate electric field at the deeper section of the channel. Therefore, devices with 
thinner silicon films have higher channel barrier heights and higher threshold voltage. 
Thus, a thin Si film is preferred as a channel region as it causes a strong coupling 
between gate and channel region.  
Figure 3.7 shows the threshold voltage versus device channel length at different 
recessed source/drain thicknesses, rsdt . It should be noted that at 0rsdt , the device 
structure is similar to a conventional SOI MOSFET where the front-gate controls over 
the channel. As observed, the threshold voltage is found to be decreased with more and 
more penetration of source/drain in the BOX (larger rsdt ). The decrease in the threshold 
voltage may be attributed to the coupling of the back-surface of the channel region to 
the extended source and drain through the buried-oxide. Further, Fig. 3.7 proves the 
accuracy of our model and its applicability, where Re-S/D SOI MOSFET with two 
different recessed-source/drain thickness as well as conventional SOI MOSFET 
( 0rsdt ) have been compared. 
Figure 3.8 plots the threshold voltage versus channel length at different 21 L:L ratio 
keeping the other device parameters constant. The threshold voltage roll-off is found to 
be decreased gradually with channel length if a higher ratio of 21 : LL (2:1) is chosen. It 
may be attributed to better short-channel effects (SCEs) immunity in such devices as the 
control gate length is larger than the screen gate length which in turn shifts the virtual 
cathode point away from the source end. As a result, it could be said that varying the 
ratio 21 : LL  may be an additional option to control the threshold voltage of the device. 
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Fig. 3.5: Threshold voltage versus channel length for varying oxide thickness. 
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Fig. 3.6: Threshold voltage versus channel length for varying Si film thickness. 
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Fig. 3.7:  Threshold voltage versus channel length for varying recessed oxide thickness.  
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Fig. 3.8: Threshold voltage versus channel length for varying control to screen gate length 
ratio. 
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3.6.3 Subthreshold Current 
Figure 3.9 plots the subthreshold current against the gate-to-source voltage for different 
channel lengths keeping other device parameters constant. The higher value of 
subthreshold current at a shorter channel length for a fixed gate voltage may be 
attributed to the reduced threshold voltage due to the short-channel effects. The 
influence of control to screen gate length ratio on subthreshold current characteristics of 
Re-S/D UTB SOI MOSFETs is investigated in Fig. 3.10. Keeping 1:1: 21 LL  as 
reference, the subthreshold current can be observed increasing with smaller control gate 
length ( 1L ) for 2:1: 21 LL ; whereas in case of 1:2: 21 LL , the longer 1L  helps to 
boost the electrostatics in the channel region rendering reduced leakage current.  
In Fig. 3.11, the subthreshold current characteristics are plotted with gate-to-source 
voltages for two different gate oxide thicknesses. Increasing the gate oxide thickness 
weakens the penetration power of electric field in the channel, which decontrols the 
channel. Such relaxation in gate control on channel causes enhanced leakage current in 
the channel. The effect of Si film thickness on the subthreshold current is examined in 
Fig. 3.12. It is observed from the figure that the subthreshold current is increased with 
the silicon channel thickness which is attributed to the fact that in case of a thinner 
silicon body, both the front-channel and the back channel are under the instant control 
of the gate and thus, the improved short-channel immunity results in reduced leakage 
current.  
The influence of recessed source/drain thickness on subthreshold current is shown in 
Fig. 3.13 by keeping all other device parameters constant. It is found that at rsdt  = 0nm 
(conventional SOI with back-gate), subthreshold current is ~ 2*10
-12
A/µm and as rsdt  
increases to 30nm and 100nm, subthreshold current is ~ 9*10
-12
A/µm and 1*10
-11
A/µm, 
respectively. It is due to the fact that the thicker recessed source/drain thickness offers 
higher short-channel effects due to the coupling of recessed source/drain and channel 
region and thus increasing the subthreshold current. However, a slight increase in 
subthreshold current is noticed with increasing rsdt  above 30nm. 
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All the theoretical results are well matched with the simulation results obtained from 
the 2D numerical simulator ATLAS
TM
 [SILVCO Int. (2012)] for a gate voltage below 
the threshold voltage of the device.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3.9: Subthreshold current variation with gate-to-source voltage for different channel 
lengths 
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Fig. 3.10: Subthreshold current variation with gate-to-source voltage for different control to 
screen gate length ratios 
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Fig. 3.11: Subthreshold current variation with gate-to-source voltage for different oxide 
thicknesses 
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Fig. 3.12: Subthreshold current variation with gate-to-source voltage for different Si film 
thicknesses 
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Fig. 3.13: Subthreshold current variation with gate-to-source voltage for different recessed 
source/drain thicknesses 
3.6.4 Subthreshold Swing (S) 
The results of Fig. 3.9 and Fig. 3.10 are reflected in Fig. 3.14 that demonstrates  the 
subthreshold swing (S) variation against the device channel length ( L ) for different 
control to screen gate length ratios ( 1L  : 2L ). The subthreshold swing is found to be 
decreased with the increase in the control gate length for a fixed total channel length. 
The length of the control gate plays important role in determining the device 
characteristics as devices with longer control gate suffer less with short -channel effects.  
The influences of gate oxide thickness and channel thickness on switching 
characteristics are displayed in Fig. 3.15 and Fig. 3.16 respectively. The subthreshold 
swing is found to be decreased with the decrease in front-gate oxide thickness and 
channel thickness for a fixed value channel length. This is due to the fact that a thin 
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layer of front-gate oxide and silicon channel improves the gate control over the channel 
by strengthening the vertical electric field across the channel.  
Figure 3.17 shows the subthreshold swing variation with the device channel length for 
different recessed-source/drain thicknesses. It is observed from the figure that the 
subthreshold swing is found to be increased with increase in recessed-source/drain 
thickness, which is well expected from the results of Fig. 3.13. In case of 0rsdt the 
subthreshold swing is ~ 148mV/Dec., and in case of rsdt =30nm and rsdt =100nm the 
subthreshold is ~ 160 mV/Dec. and ~ 167 mV/Dec., respectively. This increase is due to 
back coupling between extended source/drain and back surface of the channel region.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 3.14: Subthreshold swing variation with device channel length for different control to 
screen gate length ratios 
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Fig. 3.15: Subthreshold swing variation with device channel length for different oxide 
thicknesses 
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Fig. 3.16: Subthreshold swing variation with device channel length for different Si film 
thicknesses 
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Fig. 3.17: Subthreshold swing variation with device channel length for different recessed 
source/drain thicknesses 
3.7 Summary and Conclusion 
Analytical models of threshold voltage, subthreshold current and swing of short-channel 
dual-metal-gate (DMG) fully-depleted (FD) recessed-source/drain (Re-S/D) SOI 
MOSFET have been presented in this chapter. An extensive analysis has been carried 
out to find the impact of the numerous device parameters like gate oxide thickness, Si 
film thickness, and control gate to screen gate length ratio, and recessed source/drain 
thicknesses on the threshold voltage, subthreshold current and subthreshold swing 
characteristics of the device. It is found that in case of a lightly doped short-channel 
length DMG Re-S/D device, due to a strong electrostatics coupling between source 
drain and back surface of the channel, inversion occurs at the back channel when gate 
voltage is increased. Thus, threshold voltage of a Re-S/D SOI MOSFET is that value of 
the gate voltage at which a conducting channel is formed between source and drain near 
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the back surface of the channel. Further, it is also concluded that reducing the gate 
oxide and channel thicknesses effectively curbs down the threshold voltage roll-off.  
Subthreshold leakage current and swing can also be cut down by selecting thinner gate 
oxide and silicon film thickness. Thus, the increased threshold voltage roll -off, 
subthreshold swing and subthreshold current because of recessing source and drain 
deeper into the BOX can be suppressed by choosing the device parameters judiciously.    
The control to screen gate length ratio ( 21 L:L ) may be an additional controlling 
parameter which can modulate the subthreshold characteristics of DMG Re-S/D SOI 
MOSFETs. Further, the ratio 21 : LL  may be used to optimize the subthreshold behavior 
of Re-S/D SOI MOSFETs. The proposed models are very general in nature and can 
predict the subthreshold characteristics of a number of devices including conventional 
SOI MOSFET (with rsdt =0 and 2L =0), DMG SOI MOSGET with ( rsdt =0), Re-S/D SOI 
MOSFET (with 2L =0) and DMG Re-S/D SOI MOSFETs. The proposed model results 
are in good agreement with the simulation data obtained by using the commercially 
available ATLAS
TM
 device simulation software from SILVACO. 
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4.1 Introduction 
The SOI MOSFET is a highly scalable structure. However, an ultra-thin gate oxide 
(SiO2) with thickness oxt  < 1nm is needed to curb the short-channel effects if the device 
channel length is scaled down below 32nm [Takeda et al. (2010), Ranuarez et al. (2006), 
Chnag et al. (2002)]. An ultra-thin gate oxide of thickness less than 1nm causes huge 
gate-leakage current because of quantum-mechanical direct tunneling of carriers 
through the gate oxide [Keyes et al. (2005), Koh et al. (2001)]. Therefore, it has been 
tried to find out some suitable high-k gate-dielectrics with higher physical and lower 
electrical thickness in order to control both short-channel effects and gate-leakage 
current simultaneously. HfO2 (relative permittivity k =22), ZrO2 ( k =25), Ta2O5 
( k =26) and La2O3 ( k =27) are found to be showing excellent performance with high 
permittivity and energy gap [Tripathi et al. (2012), Wilk et al. (2001)].  
It is observed from Chapter 2 that no significant theoretical work has been reported so 
far in the literature regarding the subthreshold characteristics of the Re-S/D SOI 
MOSFET with high-k gate-dielectric material. Keeping the above facts in view, an 
attempt has been made in this chapter to present a theoretical and simulation based 
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study of the potential distribution, threshold voltage, subthreshold swing and 
subthreshold current of the Re-S/D SOI MOSFETs with high-k gate-dielectric material 
considering the impact of fringing fields. The layout of the present chapter is outlined 
as follows. 
In section 4.2, the 2D surface potential function of the short-channel FD Re-S/D 
SOI MOSFET device with high-k gate-dielectric material is derived by solving the 2D 
Poisson‟s equation using the parabolic approximation method. Section 4.3 presents the 
analytical threshold voltage modeling of the device. The analytical subthreshold current 
and subthreshold swing models are developed in sections 4.4 and 4.5 respectively. 
Results and discussion related to the developed models are presented in section 4.6. 
Finally, the summary and conclusion of the present chapter are presented in section 4.7. 
4.2 Modeling of Two-Dimensional (2D) Surface Potential 
This section presents the modeling of subthreshold characteristics of Re-S/D UTB SOI 
MOSFET with high-k gate-dielectric material. The schematic structure of the Re-S/D 
UTB SOI MOSFET device with high-k gate-dielectric material used in our modeling 
and simulation is shown in Fig.4.1. Here, L ,W , Sit , gtt , spt , kt , boxt , rsdt  
and boxd  are the 
gate length, gate width along z axis , channel thickness, thickness of gate, thickness of 
spacer, gate-dielectric thickness, buried-oxide (BOX) thickness, source/drain 
penetration in the BOX and length of source/drain overlap over the BOX, respectively. 
The other parameters used in the analysis of the device of Fig. 4.1 are considered same 
as those in Fig. 3.1. of Chapter 3. The symbols and values of all the parameters used in 
modeling and simulation are detailed in Table 4.1. 
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Fig. 4.1: The schematic structure of the Re-S/D FD SOI MOSFET showing the internal 
parasitic fringe capacitance 
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Table 4.1: Device parameter values used for modeling and simulation of Re-S/D FD SOI 
MOSFET with high-k gate-dielectric material 
In the subthrehold regime of the device operation, the 2D Poisson‟s equation in the 
channel region of the device, shown in Fig. 4.1, can be written as follows [Young et al. 
(1989)] 
   
Si
aqN
y
yx
x
yx








2
2
2
2 ,,
                                                                                       (4.1)  
where,  yx,  is the channel potential and Si  is permittivity of silicon.  
The potential profile in the vertical direction in the channel can be approximated by the 
following parabolic function [Young et al. (1989)] 
Parameters Symbol Values 
Gate work-function  
M  4.6, 4.8eV 
Channel Doping  
aN  10
15
cm
-3
 
Source/Drain Doping  
dN  10
20
cm
-3
 
Substrate Doping  
subN  10
18
cm
-3
 
Silicon Thickness  
Sit  5-8nm 
Physical Gate-Dielectric Thickness  
kt  1.5-15nm 
Effective Oxide Thickness  
oxt  1.5-3nm 
Buried-Oxide Thickness  
boxt  100-200nm 
The depth of S/D in the Buried-Oxide 
rsdt  30, 100nm 
Gate-Thickness  
gtt  25nm 
Gate-Dielectric Constant 
k  3.9, 12, 22, 27 
Thickness of the Spacer 
spt  25nm 
Gate Width W
 
1µm 
Length of S/D Overlap 
boxd  3nm 
Channel Length  L  20-300nm 
Gate Voltage  
GSV  0.1V 
Drain Voltage  
DSV  0.1V 
Substrate Voltage  
subV  -3.0 to 1V 
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        221, yxCyxCxyx f                                                                                 (4.2) 
 The coefficients )x(C1 and )(2 xC  are the functions of x  only, and    0,xxf    is the 
surface potential at gate-dielectric/Si interface. These coefficients are to be determined 
using the following boundary conditions:  
The continuity of electric flux at gate-dielectric/Si interface is as [Svilicic et al. (2009)]: 
   
L
VVxC
y
yx FBGSf
Si
k
y
1
0
-),( 












                                                                      (4.3) 
The electric flux at Si/BOX interface is also continuous and is given as  [Svilicic et al. 
(2009)]: 
   
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3
22),(
                                 (4.4)  
dN  is the source/drain doping concentration, in  is the intrinsic carrier concentration in 
the silicon, 1FBV , 2FBV  and 3FBV  are the gate-front channel flat-band voltage, 
source/drain-back channel flat-band voltage and substrate-back channel flat-band  
voltage, respectively and are given by 
SiMFBV  1                                                                                                            (4.5) 









22
ln
i
da
FB
n
NN
q
kT
V                                                                                           (4.6)  







a
sub
FB
N
N
q
kT
V ln3                                                                                                     (4.7) 
where, M is the gate work function, 








i
a
TgSiSi
n
N
VE ln2 , Si  and gE  are the 
electron affinity and energy band gap of the silicon, respectively, and TV  is the thermal 
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voltage; DV  and GSV  are the drain and gate to source bias-voltages, respectively; The 
potential at channel-BOX interface is    Sibb tyxx  , , which is named as back 
surface potential. The symbol 
subV  refers to the substrate bias voltage.  
kC  is the front-channel gate-dielectric capacitance per unit length and it is given by  
k
k
k
t
L
C

                                                                                                                   (4.8) 
SiC  is the silicon channel capacitance per unit length and it is given by  
Si
Si
Si
t
L
C

                                                                                                                  (4.9) 
boxC  is the buried-oxide capacitance per unit length and it is given by 
box
ox
box
t
L
C

                                                                                                               (4.10) 
rsdC  is the recessed-source/drain buried-oxide capacitance per unit length and it is given 
by [Svilicic et al. (2009)] 




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
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box
rsdbox
rsd
box
box
rsd
tt
L
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d
t
t
L
for
d
L
C




                                                           (4.11)
 
where, boxd  
is the length of source/drain overlap over buried-oxide which should be 
greater than zero,   is the effective angle between the two slanted electrodes: channel 
back-side and source/drain extension; 




 



box
rsd
d
t
hsec.
22
, From this equation it can 
be noticed that   varies from 
2

 
for the Re-S/D SOI MOSFETs to   for the 
conventional SOI MOSFETs ( 0rsdt ). 
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The surface potential at the source end is                                                        
  biVy ,0                                                                                                               (4.12) 
whereas, the surface potential at the drain end is   
  DSbi VVyL ,                                                                                                     (4.13) 
where, biV  is the built-in voltage at the source/drain and Si interface given by 







2
i
da
bi
n
NN
ln
q
kT
V , 
Now, the coefficients )x(C1 and )(2 xC  of Eq. (4.2) are determined using the boundary 
conditions Eq. (4.3) and (4.4) as  
    11
.
)( FBGf
SiSi
k VVx
Ct
C
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                                                                       (4.14) 
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             (4.15) 
Now, using )x(C1 and )(2 xC  of Eqs. (4.14) and (4.15) in Eq. (4.2), gives the following 
equation of 2D channel potential 
      
           21322
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..
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




                                                                                                                                (4.16) 
Further, the following two differential equations for bf ,  have been obtained using 
 yx,  of Eq. (4.16) in Eq. (4.1) at 0y and Sity   respectively,  
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 
bfbfbf
bf
x
dx
xd
,,,2
,
2
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                                                                                    (4.17) 
where, 
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By solving the second-order non-homogenous differential equation (4.17), the following 
expression which is front- and back- surface potential distribution along the channel is 
obtained 
b,f
b,fx
b,f
x
b,fb,f
b,fb,f e.Be.A






                                                                     (4.22) 
Now, the boundary conditions of Eqs. (4.12) and (4.13) can be used to determine the 
coefficients b,fA and b,fB of Eq. (4.22). 
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where , 
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The positions  
b,fmin
x of the front- and back- channel minimum surface potentials 
(virtual cathode potential, minmin,bf  [Svilicic et al. (2009)] can be obtained by solving 
 
0
)(
,min
,

bf
x
bf
dx
xd
 
and are determined as   
 
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bf
bf
bf
A
B
x
,
,
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
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
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


                                                                                               (4.25) 
The minimum of front- and back- surface potential minmin,bf  could be obtained by 
substituting  
b,fmin
x  of Eq. (4.25) into Eq. (4.22) as 
bf
bf
bfbfbf BA
,
,
,,minmin, 2


                                                                                     (4.26) 
Further, in order to obtain the surface potential equations including the effect of the 
fringe capacitance botC , the potentials   sourcexV 1,  and   drainxLV 2,  due to the 
induced charges on the source and drain regions, respectively, are added to surface 
potential bf ,  and the expression for surface potential of Eq. (4.22) is modified as 
  drainsource
bf
bfx
bf
x
bfbf xLVxVeBeA
bfbf
21
,
,
,,, ,),(..
,, 






                    (4.27) 
The origin and derivation of potential  21,,xV  and fringe capacitance botC  are 
discussed in section 4.2.1 
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Now, the modified minimum of front- and back- surface potential could be obtained 
using Eq. (4.27). However, the direct derivative of Eq. (4.27) may lead us to a very 
complicated equation of   
b,fmin
x  and which in turn gives an implicit equation for 
threshold voltage. Therefore, assuming that first two terms are varying more rapidly 
compared to the last two, and the last two terms only modify the minimum values of  
minmin,bf , following equations for the modified minimum front- and back- surface 
potential can be obtained as 
    
bfxxdrainsource
bf
bf
bfbfbf xLVxVBA ,min)(21
,
,
,,minmin, ,,2  


            (4.28) 
Now, we derive the following equation of the so-called virtual cathode potential  yvc  
[Chen et al. (2003)] (      
bf
xxvc
yxy
,min
1 ,   ,where   bfxx ,min  is the position 
where minima of front-/back-surface potential exists). The obtained virtual cathode 
potential  yvc which is a function of the minimum value of the front- surface potential 
is 
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where, 
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Similarly, another equation of the so-called virtual cathode potential which is a function 
of the minimum value of the back surface potential can also be obtained  
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where, 
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Here, it should be noted that either of Eqs. (4.29) or (4.31) can be utilized for the 
formulation of the subthreshold charge carrier density at virtual cathode position, as 
done in Chapter 3.  
4.2.1 Derivation of  i,xV   
The electric field lines that originate from the bottom of the gate and enter into the 
source and drain through the spacer induce electrostatic charges in source and drain 
region. The surface charge density, i  (i=1 and 2 for source and drain, respectively) 
due to fringing electric field lines is given as (Fig. 4.2) [Kumar et al. (2006)]  
 









sp
pibot
i
tW
VC
.
  , where  21,i   for source and drain, respectively                          4.33) 
where, 21 FBGSbip VVVV   
and 22 FBGSDSbip VVVVV   
are the source and drain 
junction potentials respectively, W  is width of the gate along z axis and spt  
is the 
spacer thickness between gate sidewall and source/drain contacts. 
Parasitic internal fringe capacitances associated with bottom edge of gate electrode can 
be calculated as [Kumar et al. (2006)]  
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 is the physical dielectric thickness, oxt is the effective oxide 
thickness (EOT), and 
2Sio
  is the permittivity of silicon dioxide [Kumar et al. (2006)]. 
 
Fig. 4.2: Potential on source and drain due to uniformly charged plate 
Now, the potential  i,xV   at a distance „ x ‟ from uniformly charged plate as shown in 
Fig. (4.2) [Kumar et al. (2006)] 
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By calculating the integral in Eq. (4.35) the expression for  i,xV   is obtained as 
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4.3 Threshold Voltage Formulation  
The threshold voltage associated with front surface and back surface of the channel 
could be obtained using [Chen et al. (2003)] 
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where, q  is the electron charge, aN is the channel doping concentration, in  is the 
intrinsic carrier concentration, k  is the Boltzmann's constant, and T  is the temperature, 
Sif ,  is the Fermi potential, Tn is a critical concentration of electrons in channel to turn 
on the device [Chen et al. (2003)]. However, the critical concentration, Tn  depends on 
device parameters like channel thickness and channel length and it has been obtained by 
following the method of Chen [Chen et al. (2003)]. 
Now, after using Eq. (4.38) in Eq. (4.28), we get the following equations for front and 
back channel-surface threshold voltages bfthV ,  
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bfbfbfbf
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a
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                                                                             (4.39)  
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b,fb,fb,f Pmm 1                                                                                                    (4.47) 
b,fb,fb,f Pnn 2                                                                                                     (4.48) 
b,fGSb,fb,f nVm                                                                                                   (4.49) 
    21 PVPxUxU GSxLxxx minmin                                                                             (4.50) 
where,  1P  and 2P are the constants which can be obtained by rearranging the expression 
   
minmin xLxxx
xUxU

  
Here, it should be noted that in Re-S/D SOI MOSFETs, the position of inversion layer 
depends on the device parameters such as channel doping, recessed-source/drain 
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thickness and channel length as discussed in Chapter 3. Thus, the threshold voltage thV  
of Re-S/D SOI MOSFETs with high-k gate-dielectric material could be given as follows 
[Kumar et al. (2014)] 






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minb,minf,
minb,minf,
for    ,
 for    ,
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
thb
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V
V
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.                                                                     (4.51)  
Further, the following quantum effects induced correction term thV is added in the 
threshold voltage model of Eq. (4.51) [Dort et al. (1992)]. 
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where, h  is the planks constant, *m  is effective mass of the electron, 0E  
can be found 
out using Eq. (3.98) of Chapter 3. 
4.4 Subthreshold Current Formulation 
By assuming that the diffusion is the dominant current flow mechanism in the weak 
inversion regime [Dey et al. (2008)], the subthreshold current can be modeled by using 
the concept of effective channel length. Thus, the expression of subthreshold current 
density can be written as [Dey et al. (2008)]:  















T
DS
e
n
n
V
V
L
ynqD
yJ exp1
)(
)( min                                                                       (4.53) 
nD  is the coefficient of diffusion, eL  is the effective channel length [Dey at al. (2008)], 
TV  is the  thermal voltage. The electron density at the virtual cathode, )(min yn can be 
expressed as [Yeh et al. (1995), Dey at al. (2008)] 
 
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V
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where,  mvc y =  yvc is the value of the minimum surface potential function along the 
channel thickness at myy  , where my  can be obtained by solving 
 
0


y
yvc
 and 
   
myy
vcmvc yy   
The subthreshold current, subI  can be obtained by integrating Eqn. (4.53) along the 
silicon film, i.e., from 0 to Sit , as done in Chapter 3. 
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where, 
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By following the method which is given in section 3.4 of Chapter 3, the above equation 
has been solved and the obtained final subthreshold current expression is 
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    (4.56) 
4.5 Subthreshold Swing Formulation 
The subthreshold slope (S) of a Re-S/D SOI MOSFET is defined as the reciprocal of the 
slope of the subthreshold characteristic curve representing the variation of )log( DI as a 
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function of the gate voltage, GV , where, DI is the drain current in the subthreshold 
regime of operation of the device. Thus, the subthreshold swing, S of the Re-S/D SOI 
MOSFET can be written as [Dey et al. (2008), Svilicic et al. (2010)] 
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By substituting the Eq. (4.28) in Eq. (4.57) the following closed form expression of the 
subthreshold swing of the Re-S/D UTB SOI MOSFET with high-k gate-dielectric 
material is obtained as  
 
   
 
  
 
 


















































 











































minfminb
DS
Sisp
bot
xLxL
L
SiK
boxrsdSiK
T
minbminf
DS
Sisp
bot
xLxL
L
boxrsdSiK
boxrsdSi
T
for
UU
Wt
C
eee
e
CC
CCCC
)(lnV
for
UU
Wt
C
eee
e
CCCC
CCC
)(lnV
S
bmin,bbmin,bb
b
fmin,ffmin,ff
f








1
1
8
1
12
1
10
8
1
1
2
2
1
10
            (4.58)           
where,    
minmin xLx
DxxS
xUU,xUU

                                                                                                                                                                                                                                
4.6 Results and Discussion 
This section presents some theoretical and ATLAS
TM
 simulation results of the surface 
potential, threshold voltage, subthreshold current and subthreshold swing of the Re-S/D 
SOI MOSFETs with high-k gate-dielectric material. The high-k gate-dielectric material 
considered for modeling and simulations is HfO2 with a relative permittivity k =22, 
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unless stated otherwise. All the results have been plotted by considering the same 
effective oxide thickness (EOT), however, the physical dielectric thickness varies 
according to this relation: physical dielectric thickness, 









2Sio
k
oxk tt


; oxt is the 
effective oxide thickness (EOT), and 
2Sio
  is the permittivity of silicon dioxide. Further, 
three types of parasitic capacitances might affect the device performance: the bottom 
capacitance, botC , between bottom edge of the gate electrode to the source and drain 
regions (through high-k); ppC , the parallel plate capacitance between gate and 
source/drain electrodes; and topC , the top fringing capacitance between top surface of 
the gate and source/drain electrodes through the first layer of passivation dielectrics 
[Mohapatra et al. (2003)]. However, a thick spacer between source and drain is 
considered in our proposed structure. Thus, the effect of ppC and topC is negligible on the 
device characteristics. The simulation methodology has been discussed in section 3.6 of 
Chapter 3.  
4.6.1 Surface Potential 
The front-channel and back-channel surface potentials of a Re-S/D SOI MOSFET along 
the channel length direction are displayed in Fig. 4.3 considering HfO2 ( k =22) as a 
gate- dielectric material. Other device parameters are M =4.8eV, L =45nm, 
aN =10
16
cm
-3
, dN =10
20
cm
-3
, boxt =200nm, Sit = 8nm, rsdt = 30nm, oxt =1.5nm, 
DSV =0.1V, GSV =0.1V. It is noticed from the figure that back-channel minimum surface 
potential is higher than the front-channel minimum surface potential by 30mV for the 
selected device dimensions and the channel-doping level. Therefore, the device 
threshold voltage is mainly under the control of the back-channel rather than the front-
channel in contrast to the conventional SOI MOSFETs.  
Figure 4.4 demonstrates the back surface potential variation against the channel length 
for different gate-dielectric constants ( k ).  A material with high dielectric constant as a 
gate-dielectric raises the minimum value of back surface potential. Figure 4.4 
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demonstrates the back surface potential variation against the channel length for 
different gate-dielectric constants ( k ).  A gate-dielectric with high dielectric constant 
(more fringing fields) raises the minimum value of back surface potential .  Thus, results 
in lowering the source-channel barrier height, which subsequently results in the 
threshold voltage change.  Therefore, the fringing fields due to the bottom capacitance, 
botC  between bottom edge of the gate electrode to the source and drain regions could 
considerably modulate the threshold voltage of a Re-S/D SOI MOSFET.  In Fig. 4.4, 
the highest level of minimum surface potential is observed for 27k  
(more fringing 
fields) .  
 
 
 
 
 
 
 
 
 
 
 
Fig. 4.3: Surface potential along the channel length at front-channel and back-channel 
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Fig. 4.4: Back surface potential along the channel length for various gate-dielectric constants 
( k ) 
4.6.2 Threshold Voltage 
Figure 4.5 presents the variation of threshold voltage with respect to channel length for 
different effective oxide thicknesses, oxt =1.5nm and 3nm. It is observed that for a fixed 
value of channel thickness, the capacitive coupling between the gate electrode and 
channel region increases for a reduced gate-dielectric thickness. Thus, the gate 
electrode has more control over the channel region, resulting in decreased   threshold 
voltage roll-off.  
Figure 4.6 exhibits the variation of threshold voltage with respect to channel length 
while rsdt  as a variable parameter with HfO2 as a gate-dielectric material. The selected 
Position along the channel length (nm) 
 
0.9 
0 5 10 15 20 25 30 35 40 45 
0.1 
0.2 
0.3 
0.4 
0.5 
0.6 
0.7 
0.8 
B
a
c
k
 s
u
r
fa
c
e
 p
o
te
n
ti
a
l 
(V
) 
27
22
12
93




k
k
k
k .
 
M =4.8eV, aN =10
16
cm
-3
, dN =10
20
cm
-3
, boxt =200nm, Sit =8nm, 
rsdt =30nm, oxt =1.5nm, DSV =0.1V, GSV =0.1V. 
 
 
 
 
 
 Lines: Model 
Symbols: Simulation 
 108 
 
Chapter 4 
Analytical Modeling and Simulation of Subthreshold Characteristics of 
Short-Channel Fully-Depleted Recessed-Source/Drain SOI MOSFET 
with High-k Gate-Dielectric Material 
thickness for source and drain penetration in the BOX is rsdt = 0nm, 30nm, and 100nm. 
It should be noted that for rsdt = 0 the device acts like conventional SOI MOSFET and 
as a result the threshold voltage remains higher compared to the cases of rsdt =30nm and 
100nm. It may be attributed to the fact that at lower channel doping, back surface gets 
inverted at first if the channel length is too short. And, since the back channel is being 
partially controlled by source and drain extension, subthreshold characteristics of the 
device get deteriorated. 
Figure 4.7 displays the threshold voltage variation against the gate-dielectric constant, 
where the device parameters are M =4.6eV, aN =10
16
cm
-3
, dN =10
20
cm
-3
, Sit =8nm, 
oxt =1.5nm, boxt =200nm, rsdt =30nm, DSV =0.1V, L=45nm. The threshold voltage of the 
device is found to be decreasing with increase in gate-dielectric constant. This 
observation is in line with Fig. 4.4, where minimum of surface potential was found to 
be increasing with increase in the gate-dielectric constant, k . It should be noted that the 
source channel barrier height gets lower with increase in the minimum of the surface 
potential and as a result charge carrier from the source may be easily injected into the 
channel region which is an indication of lowering of the threshold voltage.     
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Fig. 4.5: Threshold voltage versus channel length for different gate oxide thicknesses 
 
 
 
 
 
0 50 100 150 200 250 300 
-0.4 
-0.3 
-0.2 
-0.1 
0 
0.1 
0.2 
0.3 
0.4 
T
h
r
e
sh
o
ld
 v
o
lt
a
g
e
 (
V
) 
 
oxt =1.5nm 
oxt =3nm 
 
M =4.6eV, aN =10
16
cm
-3
, dN =10
20
cm
-3
, Sit =8nm, 
rsdt =30nm, boxt =200nm, k =22, DSV =0.1V. 
 
 
 
 
 
 
 
 
Lines: Model 
Symbols: Simulation 
Channel length (nm) 
 110 
 
Chapter 4 
Analytical Modeling and Simulation of Subthreshold Characteristics of 
Short-Channel Fully-Depleted Recessed-Source/Drain SOI MOSFET 
with High-k Gate-Dielectric Material 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4.6: Threshold voltage versus channel length for different recessed oxide thicknesses 
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Fig. 4.7: Threshold voltage versus gate-dielectric constant ( k ) 
4.6.3 Subthreshold Current 
Figure 4.8 displays the subthreshold current against the gate-to-source voltage for 
different channel lengths keeping other device parameters constant. It is observed that 
the subthreshold leakage current is found to be higher at shorter channel length for a 
fixed gate voltage. This may be attributed to the increased dominance of source/drain 
over channel electric charges with the decrease in channel length. It should be noted 
that the model is developed for subthreshold regime of device operation only, and 
therefore the model results deviate from the numerical simulation results at higher GSV  
(above threshold).  
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region. In Fig. 4.10, the variations of subthreshold current against gate to source voltage 
have been shown for different gate-dielectric constants. It can be observed from the 
figure that for the same amount of equivalent oxide thickness, the high-k gate-dielectric 
materials cause slightly higher subthreshold leakage current compared to silicon 
dioxide. The reason of the same may be as follows.  For the same effective oxide 
thickness a high-k dielectric material will be thicker by a factor of 
2SiOk
  compared to 
the SiO2. And, a thicker dielectric layer results in an increase in the fringing electric 
field lines from the bottom of the gate electrode to the source and drain regions.  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4.8: Subthreshold current versus gate to source voltage for different channel lengths. 
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Fig. 4.9: Subthreshold current versus gate to source voltage for different oxide thicknesses.  
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Fig. 4.10: Subthreshold current versus gate to source voltage for varying gate-dielectric 
constants. 
4.6.4 Subthreshold Swing (S) 
Figures 4.11 and 4.12 show the dependence of the subthreshold swing on the channel 
length ( L ) for different channel thicknesses ( Sit ) and gate oxide thickness ( oxt ).The 
switching characteristics of the device are found to be deteriorated with decreasing 
channel length. The results indicate that for the Re-S/D SOI MOSFET with high-k gate-
dielectric material for a fixed channel length ( L ), the subthreshold swing characteristics 
can be improved by using the thinner channel thickness ( Sit ) and effective gate oxide 
thickness ( oxt ) of the device. This is due to the fact that a thin layer of front-gate oxide 
and channel thickness improves the gate control over the channel by strengthening the 
vertical electric field across the channel. 
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Fig. 4.13 demonstrates the subthreshold swing variation for different recessed 
source/drain thicknesses keeping all other parameters constant. The subthreshold swing 
is found to be increased with the increasing recessed-source/drain thicknesses. This 
increase in the subthreshold swing may be attributed to the coupling of the back-surface 
of the channel region to the extended source and drain through the buried-oxide. 
The influence of gate-dielectric permittivity on subthreshold swing is shown in Fig. 
4.14 by keeping all other device parameters constant. A device with high gate-dielectric 
permittivity is found to possess high subthreshold swing parameter value. However, this 
slight increase in subthreshold swing may not be a severe problem for the devices with 
high-k gate-dielectric materials which significantly controls the gate-leakage currents.  
 
 
 
 
 
 
 
 
 
 
Fig. 4.11: Subthreshold swing variation with device channel length for different Si film 
thicknesses 
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Fig. 4.12: Subthreshold swing variation with device channel length for different oxide 
thicknesses 
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Fig. 4.13: Subthreshold swing variation with device channel length for different recessed 
source/drain thicknesses 
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Fig. 4. 14: Subthreshold swing variation with device channel length for different gate-dielectric 
constants. 
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4.7 Summary and Conclusion 
In this chapter, a detailed study of the subthreshold characteristics is presented for fully-
depleted recessed-source/drain (Re-S/D) SOI MOSFETs with high-k gate-dielectric 
material. The 2D surface potential is formulated by solving two-dimensional Poisson‟s 
equation in the channel region using appropriate boundary conditions. Subsequently, the 
modeling of other subthreshold characteristics such as threshold voltage, subthreshold 
current and subthreshold swings are presented for the device. The present models 
include the effect of high-k gate-dielectric induced fringing field lines in terms of a 
capacitance botC , which is originated due to the electrostatic interaction between the 
bottom of the gate-electrode and source/drain. However, due to the thick spacer 
between source and drain the other parasitic capacitances ppC and topC  have been 
neglected in the present models. It is observed that decrease in the gate oxide thickness 
and channel thickness reduces the threshold voltage roll-off, subthreshold current and 
subthreshold swing with better gate electrostatics in the channel region. A slight 
degradation of subthreshold characteristics with high-k gate-dielectric materials is 
observed due to the induced fringing field lines from gate electrode to source/drain. It is 
found that the present models predict the threshold voltage, subthreshold current and 
subthreshold swing of Re-S/D SOI MOSFETs correctly in a wide range of gate-
dielectric materials and other device parameters. Furthermore, the obtained models 
don‟t need iterative calculations; hence these models are convenient for fast evaluation 
of the short-channel device design criteria. Thus, this model provides an efficient tool 
for the design of high-k gate-dielectric Re-S/D SOI MOSFETs including the effects of 
parasitic internal fringe capacitance. A reasonably good matching between the model 
results and ATLAS
TM
 simulation data confirms the validity of the proposed 
subthreshold characteristic model of the Re-S/D SOI MOSFET with high-k gate-
dielectric material over a wide variation in device parameters.  
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Chapter 5 
 
Analytical Modeling and Simulation of 
Subthreshold Characteristics of Short-
Channel Fully-Depleted Recessed-
Source/Drain SOI MOSFET with Back-
Gate Control 
 
5.1 Introduction 
In Chapters 3 and 4, the modeling and simulation of subthreshold characteristics of 
short-channel DMG Re-S/D SOI MOSFET and Re-S/D SOI MOSFET with high-k gate-
dielectric material were presented respectively. In the present chapter, an attempt has 
been made to analytically analyze the subthreshold characteristics of short-channel Re-
S/D SOI MOSFET with back-gate control by considering the 2D effects in both channel 
region and buried oxide (BOX) layer. It has been discussed in Chapter 2 that the short-
channel effects are well suppressed in a FD SOI MOSFET, when the silicon channel 
thickness ( Sit ) is less than or equal to one-fourth of the channel length ( L ). However, in 
sub-30nm channel length regime, Sit  needs to be scaled below 5nm; therefore, the large 
parasitic series resistance and threshold voltage sensitivity to Sit  variation become 
serious issues [Noguchi et al. (2001), Chan et al. (1994)]. The extended source and 
drain offer low source and drain resistance, respectively, and facilitate better source and 
drain contacts and consequently decrease the total series resistance [Thean et al. 
(2006)]. On the other hand, it is found from the literature survey that short- channel 
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devices severely suffer with threshold voltage fluctuation. Hence, to suppress the 
threshold voltage fluctuation in short-channel length devices, the application of back-
gate bias is necessary [Yang et al. (1995), Numata et al. (2004), Majumdar et al. 
(2009)]. Thus, the presence of a back-gate in FD Re-S/D SOI MOSFETs could be a 
potential option to improve the device performance in terms of large threshold voltage 
( thV ) controllability, less parasitic series resistance, on-current ( onI ) improvement, and 
off-current ( offI ) suppression as well [Majumdar et al. (2009)]. Keeping the above facts 
in view, an attempt has been made in this chapter to present a theoretical and 
simulation-based study of the potential distribution, threshold voltage, subthreshold 
swing and subthreshold current of the FD Re-S/D SOI MOSFETs with back-gate 
control. The layout of the present chapter is outlined as follows. 
In section 5.2, the 2D surface potential function of the short-channel FD Re-S/D SOI 
MOSFET device with back-gate control is derived by solving the 2D Poisson‟s equation 
using parabolic approximation method. Section 5.3 presents the analytical threshold 
voltage modeling of the device. The analytical subthreshold current and subthreshold 
swing models are developed in sections 5.4 and 5.5 respectively. Results and discussion 
are presented in section 5.6. Finally, the summary and conclusion of the present chapter 
are presented in section 5.7. 
5.2 Modeling of Two-Dimensional (2D) Surface Potential 
The schematic structure of a Re-S/D UTB SOI MOSFET with back-gate control is 
shown in Fig. 5.1, where, L is the gate length, Sit  
is the Si film thickness, oxt  is the gate 
oxide thickness and boxt  is the buried oxide thickness. aN , dN  and subN  represent 
channel, source/drain, and substrate doping concentrations respectively. GsV , DSV  and 
BGV  are the gate to source, drain to source, and back-gate voltages, respectively. The 
work functions of front-gate and back-gate materials are considered to be FM  and BM  
respectively. The x- and y-axes of the 2D structure are considered to be along the   
channel-gate oxide interface and the source-channel interface respectively, as shown in 
Fig. 5.1. 
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It is important to mention that the Re-S/D SOI structures of Chapters 3 and 4 were 
shown with the p
+
 substrate. This was deliberately done to simplify the analytical 
modeling, although, the Si wafers, which are available in the market, are generally 
lightly doped. A lightly doped p substrate may not provide an ideal back-gate contact 
and builds the substrate induced surface potential (SISP) effects [Imam et al. (1999), 
Kumar et al. (2014)]. The SISP may alter the threshold characteristics of the device. 
Therefore, the back-gate control or biasing may be avoided if the device is fabricated on 
p substrate. However, a highly doped p
+
 substrate may cut down the SISP effects 
significantly. In the present case, since we have considered a separate back-gate on the 
substrate as done in Numata et al. (2004), and Fasarakis et al. (2014) the substrate 
doping really does not matter much and the substrate only provide mechanical support 
to the structure. Furthermore, it has been discussed in Chapter 2 that 2D effects in the 
BOX layer could not be neglected for short-channel devices with back-gate control. 
Thus, in the present chapter, we have considered the 2D effects in both channel region 
and buried oxide (BOX) layer to model a short-channel Re-S/D UTB SOI MOSFET 
with back-gate control. The potentials in the channel region and BOX are named as 
 y,x1 and  y,x2  respectively. The other parameters used in modeling and simulation 
are detailed in Table 5.1. 
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Fig. 5.1: The schematic structure of the Re-S/D FD SOI MOSFET with back-gate control  
 
 
 
  
 
 
 
 
 
Table 5. 1: Device parameter values used for modeling and simulation of a Re-S/D FD SOI 
MOSFET with back-gate control 
Parameters Symbol values 
Front-gate work-function  
FM   
4.71eV, 4.8eV 
Back-gate  work-function  
BM  
4.71eV, 4.8eV 
Channel Doping  
aN  
10
15
cm
-3
 
Source/Drain Doping  
dN  
10
20
cm
-3
 
Substrate Doping  
subN  
10
15
cm
-3
 
Silicon Thickness  
Sit  
6-10nm 
Gate Oxide Thickness  
oxt  
1.5-3nm 
Buried Oxide Thickness  
boxt  
40-80nm 
The depth of S/D in the buried oxide 
rsdt  
0- 25nm 
Recessed Length  
boxd  
3nm 
Channel Length  L
 
20-120nm 
Front-gate Voltage  
GSV  
-0.2-0.6V 
Drain Voltage  
DSV  
0.05V 
Back-gate Voltage  
BGV  
-5 to 2V 
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The 2D Poisson‟s equations for potential in the channel region and BOX are 
   
Si
aqN
y
y,x
x
y,x








2
1
2
2
1
2
                           for 0≤ y ≤ Sit                              (5.1)  
   
0
2
2
2
2
2
2






y
y,x
x
y,x 
                                      for Sit ≤ y ≤ boxSi tt                    
(5.2)  
The potential distribution in the channel region and BOX are approximated by the 
following polynomials [Young et al. (1989)] 
        212111 yxCyxCxy,x f                          for 0≤ y ≤ Sit                              (5.3) 
        22221202 yxCyxCxCy,x                         for Sit ≤ y ≤ boxSi tt                    (5.4) 
where,
 
   01 ,xxf    is the surface potential at SiO2/Si interface and the arbitrary 
coefficients  xC11 ,  xC12 ,  xC20 ,  xC21  and  xC22  are the functions of x only. 
These coefficients are to be determined using the following boundary conditions: 
The continuity of electric flux at SiO2/Si interface is formulated as: 
     



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GSf
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
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
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




--
0
1                                                               (5.5) 
The electric flux at Si/BOX interface is also continuous as: 
    xV
L
CE
y
y,x
bDS
Si
rsdb
ty Si



21 







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                                                                 (5.6) 
The electric field at the bottom of the channel region is: 
   
*
rsd
bDS
b
ty
t
xV
E
y
y,x
Si
 22 








                                                                          (5.7) 
The surface potential at the source end is 
   biVy, 01                                                                                                               (5.8)  
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The surface potential at the drain end is  
   DSbi VVy,L 1                                                                                                      (5.9)  
The surface potential at the back-gate is  
  BGoxSi Vtty,x 2                                                                                              (5.10) 
where, 
ox
Si


  , 1FBGSGS VVV  , 22 FBDSDS VVV  , and 3FBBGBG VVV  ; 1FBV , 2FBV  
and 3FBV  represent the flat-band voltages which are given as SiFMFBV  1 , 







22
i
da
TFB
n
NN
lnVV  and SiBMBMV   ; The symbol Si  represents the silicon body 
work function and given by 








i
a
T
g
SiSi
n
N
V
E
ln
2
 , Si  and gE  are the electron 
affinity and energy band gap of the silicon, respectively. dN  is the doping 
concentration, in  is the intrinsic carrier concentration in the silicon, biV  is the built-in 
voltage at the source/drain and Si interface given by 






2
i
da
Tbi
n
NN
lnVV , TV is the 
thermal voltage, DSV , GSV  and BGV  are the drain to source, gate to source and back-gate 
bias voltages, respectively. bE  represents the BOX electric field component at Si/BOX 
interface. The back surface potential at Si/BOX interface is 
     SiSib ty,xty,xx  21  . rsdC  is the recessed source/drain buried oxide 
capacitance per unit length which is given as [Svilicic et al. (2009)] 
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where, boxd  
is the length of source/drain overlap over buried oxide, 
rsd
box*
rsd
C
L
t

  is the 
effective thickness of source/drain extensions in buried oxide. 
By using the boundary conditions of Eqns. (5.5) and (5.6) in Eq. (5.3), the coefficients 
 xC11 and  xC12  can be written as 
 
 
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11                                                                                                  (5.12) 
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Now, the expression for  y,x1  is obtained by substituting the values of  xC11  and 
 xC12  into Eq. (5.3). Thus, the potential )y,x(1  can be written as 
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Substituting Sity   in Eq. (5.14) gives 
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where, 
Si
Si
Si
t
L
C

  is the silicon-body capacitance per channel width [Svilicic et al. 
(2009)] 
With the help of Eq. (5.15), Eq (5.14) can be expressed in terms of  xb  as 
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(5.16) 
Furthermore, the arbitrary constants  xC20 ,  xC21   and  xC22  of Eq. (5.4) can be 
obtained by using the boundary conditions Eqns. (5.7) and the surface potentials at 
Sity   and boxSi tty  in Eq. (5.4): 
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Now, the expression  y,x2  can be obtained by substituting the values of  xC20 , 
 xC21  and  xC22  into Eq. (5.4).  
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Using the Eq. (5.20) into Eq. (5.2), the BOX electric field component at Si/BOX 
interface can be obtained as 
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Now, the second-order differential equation of back-surface potential,
 
 xb  can be 
obtained by solving the Eq. (5.1) using Eqns. (5.16) and (5.21):  
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where, b and b  are 
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By solving the second-order differential equation (5.22), the following expression for 
back surface potential distribution along the channel can be obtained as 
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Now, the coefficients bA  and bB  of Eq. (5.22) are determined using the boundary 
conditions of Eqns. (5.8) and (5.9) 
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 In order to obtain the front-surface potential,  xf  the Eq. (5.15) has been 
differentiated twice with respect to x  
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The Eq. (5.28) is solved using Eq. (5.21), and the obtained expression is written as 
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By differentiating the Eq. (5.22) twice with respect to x , we can obtain
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(5.30) 
Using Eqns. (5.29) and (5.30) into Eq. (5.21), bE can be obtained in terms of front-
surface potential,  xf  
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Using the Eqns. (5.14), (5.15) and (5.31), Eq. (5.1) can be solved to obtain the second-
order differential equation of front-surface potential,  xf  which is given as 
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where, f and f  are 
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By solving the second-order differential equation (5.33), the following expression for 
front-surface potential distribution along the channel can be obtained as 
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Now, the coefficients fA and fB  of Eq. (5.38) are determined using the boundary 
conditions of Eqs. (5.8) and (5.9). 
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The minimum of the front- and back-surface potential minmin,bf  could be derived by 
following the same method used in Chapters 3 and 4, and the obtained expression is  
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Now, the virtual cathode potential  yvc  in terms of minimum front- and back- surface 
potentials similar to Chapters 3 and 4 [Chen et al. (2003)] 
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5.3 Threshold Voltage Formulation  
 The threshold voltage associated with front- and back-surfaces of the channel could be 
obtained using Kumar et al. (2014), similar to our consideration in Chapters 3 and 4.  
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where, Sif ,  is the Fermi potential, Tn  is a critical concentration of electron in the 
channel to turn on the device [Chen et al. (2003), Svilicic et al. (2010) and Kumar et al. 
(2014)]. 
Now, after using Eq. (5.44) in Eq. (5.41), we get the following equations for back-
channel threshold voltages bthV  
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Similarly, we get the following equations for front-channel threshold voltages fthV  
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where, 
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The threshold voltage of the device depends on that surface (front or back) of the device 
which will have the higher value of minimum surface potential (lesser barrier height). 
The device threshold voltage can be given as 
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Further, the quantum effects induced correction term thV is added in the threshold 
voltage model of Eq. (5.65) models like our previous consideration in Chapters 3 and 4 
[Dort et al. (1992)]. 
5.4 Subthreshold Current Formulation 
The subthreshold current is mainly dominated by the diffusion phenomenon and is 
proportional to the carrier concentration at the minimum surface potential position 
(virtual cathode) as calculated in section 5.3. Therefore, by employing the 2D surface 
potential function derived in section 5.2, the expression of subthreshold current can be 
written as follows: 
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where,  yvc is given in (5.42) and (5.43); the other parameters are given in section 3.4 
of Chapter 3.        
Now, Eq. (5.66) has been solved by following the method which is given in section 3.4 
of Chapter 3, and the obtained final subthreshold current expression, subI  is 
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5.5 Subthreshold Swing Formulation 
This section presents the modeling of subthreshold swing of short-channel Re-S/D SOI 
MOSFETs with back-gate control. Subthreshold swing (S) of Re-S/D SOI MOSFETs 
with back-gate control can be written as [Dey et al. (2008), Svilicic et al. (2010)] 
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By substituting Eq. 5.41 into Eq. 5.72, the following subthreshold slope expression for 
Re-S/D SOI MOSFETs with back-gate control is obtained 
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where, 
boxSibox
Si
Si
rsd
box
*
rsd
box
*
rsd
box
Si
box
Si
rsdSi
Si
f
ttt
t
L
C
tt
tt
t
t
t
t
CC
C
C
C
K

1
2
2
2
2
11
21
3 
















 



















                                                                
                                                                                                                                (5.74) 
 137 
 
Chapter 5 
Analytical Modeling and Simulation of Subthreshold Characteristics of 
Short-Channel Fully-Depleted Recessed-Source/Drain SOI MOSFET 
with Back-Gate Control 
  







22 12
22
boxSiboxSi
Sibox
b
tttt
tt
K



                                                                          (5.75) 
5.6 Results and Discussion 
In this section, we have compared the analytical results obtained from the proposed 
models with the numerical simulation data obtained by simulating the device structure 
under consideration with a commercially available 2D device simulator ATLAS
TM
.  
5.6.1 Surface Potential 
Figure 5.2 shows the variation of front-channel and back-channel surface potentials 
along the channel length direction for two different back-gate bias voltages ( BGV =0V, -
2V). For BGV =0V, it could be observed that the minimum of back-channel surface 
potential is higher than that of front-channel minimum surface potential. This is 
attributed to the strong coupling between extended-source/drain and back-channel 
which in turn causes an early inversion at the back-channel compared to the front-
channel. Since the inversion takes place at Si-BOX interface rather than Si-SiO2 
interface, the front-gate does not control the channel charge effectively. Subsequently, 
the device becomes prone towards the short-channel effects, which is one of the 
drawbacks of Re-S/D SOI MOSFETs. The above mentioned behavior of the Re-S/D 
SOI MOSFET has been reported in Chapters 3 and 4. However, a negative voltage at 
the back-gate lifts the minimum of front-surface potential higher than that of back-
surface potential. And subsequently, the front-surface of the channel gets inverted 
before the back-surface, like the FD SOI MOSFETs. Thus, the introduction of back-gate 
in Re-S/D SOI MOSFETs is expected to improve the short-channel effects immunity of 
the device, which is investigated hereafter in this section.   
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Fig. 5.2: Surface potential along the channel length at front-channel and back-channel 
5.6.2 Threshold Voltage 
Figure 5.3 displays the front-channel and back-channel threshold voltage along the 
channel length for different back-gate voltages. It also includes the corresponding 
numerical simulation data of threshold voltage obtained from ATLAS simulation. It 
could be observed that the back-channel threshold voltage results obtained from the 
developed model are in close agreement with the ATLAS simulation results for BGV =0, 
and 1V. But in case of BGV = -1V, the numerical simulation results match with the 
model results which are associated with the front-channel.  This is in complete 
agreement with the observations of Fig. 5.2 where, for BGV = -1V, the minimum of 
front-surface potential is higher than the same of back-surface potential resulting in the 
threshold voltage being associated with the front-channel. Further, the threshold voltage 
roll-off at a shorter channel length (L<60nm) is found to be lesser in case of negative 
back-gate bias voltage.  
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Figure 5.4 shows the variation in the front-channel threshold voltage due to variation in 
the Si-body thickness. It is observed that the roll-off increases at higher channel 
thickness due to the reduction in the controllability of the gate electrodes. Thus, thinner 
channel provides better control on short-channel effects.  
In Fig. 5.5, front-channel threshold voltage is plotted against channel length at rsdt  = 
0nm, 10nm, and 25nm to show the threshold voltage sensitivity against the source/drain 
depth in the BOX. The device with rsdt = 0nm is nothing but an asymmetrical DG 
MOSFET, which shows better SCE immunity than recessed-S/D structure. From the 
figure, it can be observed that the threshold voltage is found to be decreased with the 
increase of source/drain penetration in the BOX. The decrease in the threshold voltage 
is attributed to the loss of the gate control and growing influence of the source and 
drain.  
Figure 5.6 shows the dependence of the front-gate and back-gate threshold voltage on 
the back-gate bias voltage ( BGV ). It is observed from the figure that the threshold 
voltage thV  increases almost linearly with decreasing BGV . Figure 5.6 also reflects the 
results of Fig. 5.3 i.e. the back-gate bias voltage effectively control the threshold 
voltage. For positive back-gate voltage, back-channel gets inverted before the front-
channel. However, a negative back-gate voltage causes peak of inversion charge density 
to shift back to the Si-SiO2 interface. 
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Fig. 5.3: Threshold voltage along the channel length for various back-gate bias voltages 
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Fig. 5.4: Front-channel threshold voltage along the channel length for various silicon channel 
thickness 
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Fig. 5.5: Front-channel threshold voltage versus gate length for varying recessed oxide 
thickness 
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Fig. 5.6: Front- and back-threshold voltage versus back-gate potential 
5.6.3 Subthreshold Current 
The subthreshold current ( SubI ) with the gate voltage for three different buried oxide 
thicknesses ( boxt ) is plotted in Fig. 5.7. It should be noted that the present subthreshold 
current model of Eq. (5.79) is based on only the diffusion phenomenon of current transport, 
and therefore, the subthreshold current can be observed in agreement with the simulation 
results below the threshold voltage of devices. It is observed from Fig. 5.7 that for the fixed 
values of GSV  the subthreshold current is decreased with the decrease in BOX thickness. 
This decrease of SubI  using a thinner BOX is due to a higher impact of back-gate reverse 
bias on it. In Fig. 5.8, subthreshold current has been plotted against the applied gate voltage 
for different values of the channel lengths. The subthreshold current is observed to be 
increased with the reduction in the channel length due to the increased short-channel 
effects. It is also observed that decreasing the channel length of the device from 40nm to 
30nm increases the subthreshold leakage current by two orders of magnitude.  
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The subthreshold current ( SubI ) variation with the gate to source voltage GSV  for 
different recessed-source/drain thickness ( rsdt ) is considered in Fig. 5.9. It is found that 
at rsdt  = 0nm (conventional SOI with back-gate), SubI  is ~ 2*10
-10 
A/µm and as rsdt  
increases to 25nm, SubI  becomes ~ 5*10
-10 
A/µm. It is due to the fact that a deeper 
recessed source/drain offers higher short-channel effects due to the stronger coupling 
between recessed-source/drain and channel region. Figure 5.10 displays the impact of 
different back-gate voltages over the subthreshold current variation. The subthreshold 
current is found to be decreased with decreasing back-gate voltage. This is because the 
reverse back-gate voltage decreases the front-surface barrier height, which causes the 
inversion layer at the front-surface of the channel like conventional SOI MOSFETs. 
 
 
 
 
 
 
 
 
 
Fig. 5.7: Subthreshold current versus gate to source voltage for different buried oxide 
thickness. 
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Fig. 5.8: Subthreshold current versus gate to source voltage for different channel Lengths. 
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Fig. 5.9: Subthreshold current versus gate to source voltage for different recessed source/drain 
thicknesses 
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Fig. 5. 10: Subthreshold current versus gate to source voltage for different back-gate voltage 
5.6.4 Subthreshold Swing(S) 
The variation of the subthreshold swing ( S ) against the channel length is shown in Fig. 
5.11 for different channel thicknesses. It is observed that at L  =20nm and Sit =8nm the 
subthreshold swing, S is found to be ~ 162mV/Dec. and as Sit  
decreases to 6nm, S  
becomes ~ 128mV/Dev. i.e., the subthreshold swing is increasing rapidly with the 
increase in the silicon channel thickness.  
Figure 5.12 shows the variation of subthreshold swing ( S ) against the device channel 
lengths for different BOX thicknesses. The parameter S is found to be increased with 
the shrinkage of channel length < 70nm resulting in the poor switching characteristics 
of the device. However, for a fixed gate-length, the switching characteristics are 
observed to be improved with decreasing values of gate oxide thickness. Since, the gate 
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above results seem to be well justified. The impact of back-gate voltage on the 
subthreshold swing (S) is presented in Fig. 5.13. It is observed that the reverse back-
gate bias voltage can improve switching characteristics immensely. As the reverse back- 
gate voltage decreases from -1V to -3V the switching characteristics are found to be 
improved by ~ 30mV/Dec by keeping the other parameters constant.   
 
 
 
 
 
 
 
 
 
 
Fig. 5.11: Subthreshold swing variation with channel length for different silicon thicknesses.  
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Fig. 5. 12: Subthreshold swing variation with channel length for different buried oxide 
thickness 
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Fig. 5. 13: Subthreshold swing variation with channel length for different back-gate voltage. 
5.7 Summary and Conclusion 
In this chapter, threshold voltage, subthreshold swing and subthreshold current models 
are formulated for short-channel back-gated Re-S/D SOI MOSFETs by considering the 
2D effects in both channel region and buried oxide (BOX) layer. The variations in the 
threshold voltage, subthreshold current and subthreshold swing have been analyzed 
against the back-gate bias voltage, channel thickness, BOX thickness, gate oxide 
thickness and recessed source/drain thickness. It has been found that a negative back-
gate bias voltage shift the peak of inversion charge density from back-channel to the 
front-channel resulting in an excellent short-channel-effects immunity in the device. 
The thV  roll-off and subthreshold swing roll-up of the Re-S/D SOI MOSFET are found 
to be significantly decreased with reverse back-gate bias voltage compared to the 
positive or no potential at the back-gate. Hence, the use of negative bias voltage is a 
potential solution to reduce the short-channel effects in the Re-S/D SOI MOSFET. The 
excess short-channel effects owing to the recessed-source/drain thickness may also be 
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compensated by carefully applying the reverse back-gate bias voltage. Moreover, the 
model results are found to be in very good agreement with numerical simulation data 
obtained from ATLAS
TM
. 
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6.1 Introduction 
The present dissertation reports the analytical modeling and simulation of subthreshold 
characteristics of short-channel fully-depleted (FD) recessed-source/drain (Re-S/D) SOI 
MOSFETs. In Re-S/D SOI MOSFETs, the source and drain are extended deeper into the 
buried oxide (BOX) region in order to reduce total series resistance and facilitate better 
source and drain contacts. Recessing source and drain deeper into the BOX improves 
the „on‟ current of SOI MOSFETs. Further, CMOS performance boosters such as high-k 
gate-dielectric, multi-gate and back-gate etc. help to improve the on-current of the device. 
However, the subthreshold characteristics of Re-S/D SOI MOSFETs need to be analyzed 
rigorously as the extended source and drain may control the channel and, hence, diminish 
the subthreshold performance. Further, it is also interesting to observe how the presence of 
a performance booster affects the subthtreshold behavior of the device. The present chapter 
has been devoted to summarize the works carried out in this dissertation and conclude 
the major observations which are already presented in the previous chapters of this 
dissertation. 
6.2 Chapter-wise Summary and Conclusion 
Chapter 1 presents a brief history of semiconductor devices. MOSFET scaling 
techniques and its effect on the performance of the CMOS devices have also been 
discussed. Various CMOS technology boosters including channel engineering and gate 
material engineering have been introduced. The problems associated with the multi-gate 
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field-effect transistors (MuGFETs) are briefly discussed. The salient features, 
challenges and remedies of FD ultra-thin SOI MOSFETs are also presented in Chapter 
1. Finally, suggestions for further work have been outlined at the end of this chapter. 
Chapter 2 presents a brief review of SOI MOSFETs. Some state-of-the-art research 
works on SOI MOSFETs have been briefly discussed. Some major findings of the 
literature review are given below: 
 The SOI-MOSFET is a highly scalable structure. The device could be used to 
fabricate a highly dense integrated circuit as the device offers higher drive 
current, higher scalability etc. as compared to the conventional CMOS devices.  
 A number of studies have shown that the SOI MOS structures with more than 
one material for gate contacts can provide better immunity to short-channel 
effects (SCEs) and hot-carrier effects (HCEs). Thus, the theoretical modeling of 
the subthreshold characteristics could be very important to study the switching 
characteristics of these devices. 
 Analytical modeling of the subthreshold characteristics of Re-S/D SOI MOSFET 
with high-k gate-dielectric could be very useful for studying the fringing field 
effects on the threshold voltage, subthreshold swing and subthreshold current of 
the device.  
 Further, there is an ample scope of developing analytical models for the 
subthreshold characteristics of Re-S/D SOI MOSFETs with back-gate control. 
Chapter 3 presents the analytical modeling and simulation of the subthreshold 
characteristics such as threshold voltage, subthreshold current and swing for a short-
channel dual-metal-gate (DMG) recessed-source/drain (Re-S/D) SOI MOSFET. The 
proposed models are validated by comparing the theoretical results with the simulation 
data obtained by using the commercially available ATLAS
TM
 device simulation 
software from Silvaco International. 
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The major observations are given as follows: 
 It is observed that the back-channel minimum surface potential is greater than 
the same of front-channel surface potential by ~70 mV for 1M =4.8eV, 
2M =4.6eV, L =60nm, 1:1: 21 LL , Sit =10nm, oxt =2nm, rsdt =30nm, 
boxt =100nm, boxd =3nm, aN =10
16
cm
-3
, DSV =0.1V, GSV =0.1V. Therefore, the 
back-surface of the channel gets inverted before the front-surface. This trend is 
observed for undoped short-channel length devices.  
 The reduction in the gate oxide, buried oxide and recessed S/D thicknesses 
effectively control the SCEs. 
 It is found that the increase in the recessed source/drain thickness increases the 
SCEs due to a stronger coupling between extended source/drain and back-
surface of the channel region. However, reducing the gate oxide and channel 
thicknesses compensate the increased SCEs effectively 
 The control to screen gate length ratio ( 21 L:L ) may act as an additional 
controlling parameter which can modulate the subthreshold characteristics of 
DMG Re-S/D SOI MOSFETs.  
 The increased threshold voltage roll-off, subthreshold swing and subthreshold 
current because of recessing source and drain deeper into the BOX can be 
suppressed by choosing the device parameters judiciously 
 The developed models include the effect of various device parameters such as 
the thickness of gate oxide, channel, buried oxide and recessed source/drain, 
control to screen gate length ratio, and channel length. 
 The model results are observed to be in good agreement with the simulation 
data, which confirms the validity of the proposed model. 
Chapter 4 presents the modeling and simulation of the subthreshold characteristics of 
the Re-S/D SOI MOSFET with high-k gate-dielectric material. The developed models 
estimate the effect of fringing fields, due to thicker physical thickness of high-k 
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dielectrics, on the subthreshold characteristics of Re-S/D SOI MOSFETs. The effects of 
the gate-dielectric permittivity, spacer oxide permittivity, spacer width, gate length, and 
the width of device are incorporated in the model. The major observations of Chapter 4 
are given as follows. 
 Different high-k dielectrics such as HfSiO4, HfO2 and La2O3 were used as the 
insulators to examine the subthreshold characteristics of Re-S/D SOI MOSFET 
with high-k gate-dielectric material. 
 The surface potential, which was obtained from 2D electrostatic potential, was 
modified by adding a potential  xV  in order to capture the effects of high-k 
dielectric induced fringing fields. 
 A drop of ~30mV is observed in the threshold voltage when HfO2 replaces SiO2 
as a gate dielectric with M =4.8eV, aN =10
16
cm
-3
, dN =10
20
cm
-3
, boxt =200nm, 
Sit =8nm, rsdt =30nm, oxt =1.5nm, DSV =0.1V, GSV =0.1V  
 It is also observed that decrease in the gate oxide thickness and channel 
thickness reduces the threshold voltage roll-off, subthreshold current and 
subthreshold swing with better gate electrostatics in the channel region. 
 A slight degradation in subthreshold characteristics is observed with high-k gate-
dielectric materials due to the induced fringing field lines from gate electrode to 
source/drain. 
 The present models predict the subthreshold characteristics such as threshold 
voltage, subthreshold current and subthreshold swing of Re-S/D SOI MOSFETs 
correctly for a wide range of gate dielectric materials and other device 
parameters. 
 The model results are observed to be in good agreement with the simulation 
data, which confirms the validity of the proposed models. 
Chapter 5 presents the modeling and simulation of the effects of back-gate engineering 
on the subthreshold characteristics of Re-S/D SOI MOS structures. The 2D effects of 
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back-gate bias voltage are considered in both channel region and buried oxide (BOX) 
layer. The developed models are tested for wide variations in parameters like back-gate 
voltage, the channel length, the silicon thickness, the front-gate oxide thickness, the 
buried oxide thickness and the recessed source/drain thickness. The main results of this 
chapter can be written as follows: 
 As the BOX layer thickness is reduced, the control of the back-gate bias placed 
underneath the SOI layer over the channel is increased. 
 It has been found that a negative back-gate bias voltage (> -0.5V) shifts the peak 
of inversion charge density from back-surface of the channel to the front-surface 
resulting in an excellent short-channel-effects immunity in the device. 
 Moreover, the threshold voltage can be changed by changing reverse back-gate 
bias voltage. This dynamic threshold voltage control can be used to optimize the 
power verses delay trade-off.  
 Our investigations reveal that the threshold voltage roll-off is improved by 
~55mV as the channel thickness Sit  
reduces from 10nm to 6nm for FM =4.71eV, 
BM =4.71eV, aN =10
15
cm
-3
, dN =10
20
cm
-3
, boxt = 40nm, rsdt =25nm, oxt =2nm, 
DSV =0.05V, BGV = -1V due to the improvement in the gate electrostatics on the 
channel. 
 By varying the back-gate bias voltage from -1V to -3V the subthreshold current 
and subthreshold swing can be reduced by ~one order of magnitude and 
~35mV/Dec, respectively by keeping the other parameters constant. 
 The degradation of the threshold voltage, subthreshold current and subthreshold 
swing owing to the increased Re-S/D thickness can be compensated by applying 
a suitable negative bias voltage at the back-gate. 
 The model results are in good agreement with the simulation data obtained by 
using the commercially available 2D device simulator ATLAS
TM
. 
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6.3 Suggestions for Further Work 
We know that research is a continuous process and no dissertation is complete in every 
respect. 
The work carried out in this dissertation may be further in the following areas. 
 It has been observed in the literature that the mobility of the charge carriers 
improves by a strain in the channel, hence modeling and simulation of the 
subthreshold characteristics of the short-channel Re-S/D strained-Si SOI 
MOSFETs could be done. 
 Since the analog and radio frequency (RF) performance evaluation is very 
important for a device to check its suitability for RF circuit design and system-
on- chip applications, the analog and RF analysis of Re-S/D SOI MOSFETs 
could be done in detail. 
 A continuous drain current model valid in all regions of the device operation is 
required for short-channel Re-S/D SOI MOSFETs. 
 The analytical models for various device capacitors could be presented in the 
subthreshold regime of the device operation  
 Unified 2D models can be developed for studying the subthreshold 
characteristics of the Re-S/D SOI MOSFETs including the effects of 
double/triple materials for the gate electrode, high-k dielectric material, and 
back-gate biasing 
 Experimental results can provide further confirmation of the efficacy of 
developed models. 
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